Pentium® III Processor for the SC242 at 450 MHz to 733 MHz
Figures
1
2
3
4
Second Level (L2) Cache Implementation ...........................................................9
AGTL+ Bus Topology..........................................................................................14
Stop Clock State Machine...................................................................................14
BSEL[1:0] Example for a 100 MHz System Design
(100 MHz Processor Installed)............................................................................22
5
6
BSEL[1:0] Example for a 100/133 MHz Capable System
(100 MHz Processor Installed)............................................................................23
BSEL[1:0] Example for a 100/133 MHz Capable System
(133 MHz Processor Installed)............................................................................23
BCLK, PICCLK, and TCK Generic Clock Waveform...........................................36
System Bus Valid Delay Timings ........................................................................36
System Bus Setup and Hold Timings..................................................................37
System Bus Reset and Configuration Timings....................................................37
Power-On Reset and Configuration Timings.......................................................37
Test Timings (TAP Connection) ..........................................................................38
Test Reset Timings .............................................................................................38
BCLK and PICCLK Generic Clock Waveform.....................................................39
Maximum Acceptable AGTL+ and Non-AGTL+ Overshoot/Undershoot
7
8
9
10
11
12
13
14
15
Waveform............................................................................................................45
Low to High AGTL+ and Non-AGTL+ Receiver Ringback Tolerance .................47
Signal Overshoot/Undershoot, Settling Limit, and Ringback ..............................47
S.E.C.Cartridge — 3-Dimensional View..............................................................48
S.E.C.Cartridge 2 — Substrate View ..................................................................49
Processor Functional Die Layout (CPUID 068xh)...............................................50
S.E.C.C. Packaged Processor — Multiple Views................................................52
S.E.C.C. Packaged Processor — Extended Thermal Plate Side Dimensions....53
S.E.C.C. Packaged Processor — Bottom View Dimensions...............................53
S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate Lug,
and Cover Lug Dimensions.................................................................................54
S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate,
16
17
18
19
20
21
22
23
24
25
26
27
and Cover Detail Dimensions (Reference Dimensions Only)..............................55
S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment
Detail Dimensions ...............................................................................................56
S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment
Detail Dimensions, Continued.............................................................................57
S.E.C.C. Packaged Processor Substrate — Edge Finger Contact Dimensions .57
S.E.C.C. Packaged Processor Substrate — Edge Finger Contact
28
29
Dimensions, Detail A...........................................................................................58
Intel® Pentium® III Processor Markings (S.E.C.C. Packaged Processor)...........58
S.E.C.C.2 Packaged Processor — Multiple Views..............................................59
S.E.C.C.2 Packaged Processor Assembly — Primary View...............................60
S.E.C.C.2 Packaged Processor Assembly — Cover View with Dimensions ......60
S.E.C.C.2 Packaged Processor Assembly — Heat Sink Attach Boss Section ...61
S.E.C.C.2 Packaged Processor Assembly — Side View....................................61
Detail View of Cover in the Vicinity of the Substrate Attach Features.................61
S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact
30
31
32
33
34
35
36
37
Dimensions..........................................................................................................62
38
S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact
Dimensions (Detail A)..........................................................................................62
Datasheet
5
5秒后页面跳转
深入解析CS8416引脚说明、参数、技术特点
TPA3116D2功放芯片参数详解、引脚说明
移位寄存器74HC165引脚说明、驱动程序示例解读
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
