Datasheet > 74LVC3G34GM-G

74LVC3G34GM-G

更新时间： 2024-10-01 09:40:39

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
16页	93K
描述
IC,LOGIC GATE,TRIPLE BUFFER,LCX/LVC-CMOS,LLCC,8PIN,PLASTIC

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74LVC3G34GM-G 数据手册

74LVC3G34

Triple buffer

Rev. 07 — 9 May 2008

Product data sheet

1. General description

The 74LVC3G34 provides three buffers.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of

the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.

This device is fully speciﬁed for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing a damaging backﬂow current through the device

when it is powered down.

2. Features

I Wide supply voltage range from 1.65 V to 5.5 V

I 5 V tolerant input/output for interfacing with 5 V logic

I High noise immunity

I Complies with JEDEC standard:

N JESD8-7 (1.65 V to 1.95 V)

N JESD8-5 (2.3 V to 2.7 V)

N JESD8B/JESD36 (2.7 V to 3.6 V)

I ESD protection:

N HBM JESD22-A114E exceeds 2000 V

N MM JESD22-A115-A exceeds 200 V

I ±24 mA output drive (V_CC= 3.0 V)

I CMOS low power consumption

I Latch-up performance exceeds 250 mA

I Direct interface with TTL levels

I Multiple package options

I Speciﬁed from −40 °C to +85 °C and −40 °C to +125 °C

12 3 4 5 6 7...16

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74LVC3G34GN	NEXPERIA	获取价格	Triple bufferProduction
74LVC3G34GS	NEXPERIA	获取价格	Triple bufferProduction
74LVC3G34GT	NXP	获取价格	Triple buffer gate
74LVC3G34GT	NEXPERIA	获取价格	Triple bufferProduction
74LVC3G34GT,115	NXP	获取价格	74LVC3G34 - Triple buffer SON 8-Pin
74LVC3G34-Q100	NEXPERIA	获取价格	Triple buffer
74LVC3GU04	NXP	获取价格	TRIPLE INVERTER
74LVC3GU04_09	NXP	获取价格	Triple inverter
74LVC3GU04DC	PHILIPS	获取价格	Inverter, CMOS, PDSO8,
74LVC3GU04DC	NEXPERIA	获取价格	Triple unbuffered inverterProduction