5秒后页面跳转
74LVC257APW-T PDF预览

74LVC257APW-T

更新时间: 2024-01-05 15:38:32
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
18页 187K
描述
IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16, PLASTIC, TSSOP-16, Multiplexer/Demultiplexer

74LVC257APW-T 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:TSSOP, TSSOP16,.25Reach Compliance Code:unknown
风险等级:5.76Is Samacsys:N
JESD-30 代码:R-PDSO-G16逻辑集成电路类型:MULTIPLEXER
最大I(ol):0.024 A功能数量:4
输入次数:2端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL电源:3.3 V
Prop。Delay @ Nom-Sup:5.1 ns认证状态:Not Qualified
子类别:Multiplexer/Demultiplexers标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

74LVC257APW-T 数据手册

 浏览型号74LVC257APW-T的Datasheet PDF文件第2页浏览型号74LVC257APW-T的Datasheet PDF文件第3页浏览型号74LVC257APW-T的Datasheet PDF文件第4页浏览型号74LVC257APW-T的Datasheet PDF文件第5页浏览型号74LVC257APW-T的Datasheet PDF文件第6页浏览型号74LVC257APW-T的Datasheet PDF文件第7页 
74LVC257A  
Quad 2-input multiplexer with 5 V tolerant inputs/outputs;  
3-state  
Rev. 6 — 28 November 2011  
Product data sheet  
1. General description  
The 74LVC257A is a quad 2-input multiplexer with 3-state outputs, which select 4 bits of  
data from two sources and are controlled by a common data select input (pin S). The data  
inputs from source 0 (pins 1I0 to 4I0) are selected when pin S is LOW and the data inputs  
from source 1 (pins 1I1 to 4I1) are selected when pin S is HIGH. Data appears at the  
outputs (pins 1Y to 4Y) in true (non-inverting) form from the selected inputs. The device is  
the logic implementation of a 4-pole, 2-position switch, where the position of the switch is  
determined by the logic levels applied to pin S. The outputs are forced to a  
high-impedance OFF-state when pin OE is HIGH.  
Inputs can be driven from either 3.3 V or 5.0 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices as translators in  
mixed 3.3 V and 5 V applications.  
2. Features and benefits  
5 V tolerant inputs/outputs, for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low-power consumption  
Direct interface with TTL levels  
Output drive capability 50 transmission lines at 85 C  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74LVC257APW-T相关器件

型号 品牌 获取价格 描述 数据表
74LVC258D-T NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC258PW-T NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC259DB-T NXP

获取价格

IC LVC/LCX/Z SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, FF/Latch
74LVC259D-T NXP

获取价格

IC LVC/LCX/Z SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, FF/Latch
74LVC2623AD NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LVC2623ADB NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LVC2623ADB-T NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LVC2623AD-T NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LVC2623APW NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LVC2623APW-T NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver