5秒后页面跳转
74LVC1284PW PDF预览

74LVC1284PW

更新时间: 2024-01-19 13:27:43
品牌 Logo 应用领域
恩智浦 - NXP 并行IO端口微控制器和处理器外围集成电路光电二极管
页数 文件大小 规格书
10页 104K
描述
3.3V Parallel printer interface transceiver/buffer

74LVC1284PW 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.84
Is Samacsys:N差分输出:NO
驱动器位数:4输入特性:SCHMITT TRIGGER
接口集成电路类型:LINE TRANSCEIVER接口标准:IEEE 1284
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm湿度敏感等级:1
功能数量:1端子数量:20
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260认证状态:Not Qualified
最大接收延迟:9 ns接收器位数:4
座面最大高度:1.1 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40最大传输延迟:20 ns
宽度:4.4 mmBase Number Matches:1

74LVC1284PW 数据手册

 浏览型号74LVC1284PW的Datasheet PDF文件第1页浏览型号74LVC1284PW的Datasheet PDF文件第3页浏览型号74LVC1284PW的Datasheet PDF文件第4页浏览型号74LVC1284PW的Datasheet PDF文件第5页浏览型号74LVC1284PW的Datasheet PDF文件第6页浏览型号74LVC1284PW的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
3.3V Parallel printer interface transceiver/buffer  
74LVC1284  
FEATURES  
Asynchronous operation  
DESCRIPTION  
The 74LVC1284 parallel interface chip is designed to provide an  
asynchronous, 4-bit, bi-directional, parallel printer interface for  
personal computers. Three additional lines are included to provide  
handshaking signals between the host and the peripheral. The part  
is designed to match IEEE 1284 standard.  
4-Bit transceivers  
3 additional buffer/driver lines  
TTL compatible inputs  
The 4 transceiver pins (A/B 1-4) allow data transmission from the A  
bus to the B bus, or from the B bus to the A bus, depending on the  
state of the direction pin DIR.  
ESD protection exceeds 1000V per MIL STD 883 Method 3015  
and 200V per Machine Model  
The B bus and the Y5-Y7 lines have totem pole or open drain style  
outputs depending on the state of the high drive enable pin HD.  
The A bus only has totem pole style outputs. All inputs are TTL  
Input Hysteresis  
Low Noise Operation  
compatible with at least 300mV of input hysteresis at V = 3.3V.  
CC  
Center Pin V & GND  
CC  
IEEE 1284 Compliant Level 1 & 2  
Overvoltage Protection on B side  
QUICK REFERENCE DATA  
CONDITIONS  
= 25°C; GND = 0V  
SYMBOL  
PARAMETER  
TYPICAL  
UNIT  
T
amb  
R
B/Y Side output resistance  
B/Y Side slew rate  
Total static current  
Input hysteresis  
V
CC  
= 3.3V; V = 1.65V "0.2V (See Figure 2)  
45  
0.2  
5
V/ns  
µA  
V
D
O
SR  
R = 62; C = 50pF (See Waveform 4)  
L L  
I
V = V /GND; I = 0  
I CC O  
CC  
V
HYS  
V
CC  
= 3.3V  
0.4  
t
/t  
Propagation delay  
to the B/Y side outputs  
PLH PHL  
V
CC  
= 3.3V  
12.6/12.4  
ns  
A –B/Y  
ORDERING INFORMATION  
PACKAGES  
TEMPERATURE RANGE  
0°C to +70°C  
ORDER CODE  
DRAWING NUMBER  
SOT163-1  
20-pin plastic SO  
7LVC1284 D  
74LVC1284 DB  
74LVC1284 PW  
20-pin plastic SSOP Type II  
20-pin plastic TSSOP Type I  
0°C to +70°C  
SOT339-1  
0°C to +70°C  
SOT360-1  
PIN CONFIGURATION  
LOGIC SYMBOL  
A
A
B
B1  
1
2
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
A1  
A2  
A1  
B1  
B2  
B3  
B4  
V
3
A
B
B
A3  
A2  
B2  
4
A4  
5
GND  
GND  
A5  
B
CC  
A3  
B3  
6
V
CC  
7
Y5  
Y6  
A
A4  
B4  
8
A6  
9
A7  
Y7  
A
Y
10  
A5  
A6  
Y5  
DIR  
HD  
SK00001  
A
A
Y
Y6  
Y
A7  
Y7  
DIR  
HD  
SK00009  
2
1995 Nov 10  
853-1819 16000  

与74LVC1284PW相关器件

型号 品牌 描述 获取价格 数据表
74LVC1284PW-T NXP IC LINE TRANSCEIVER, PDSO20, Line Driver or Receiver

获取价格

74LVC132A NXP Quad 2-input NAND Schmitt trigger

获取价格

74LVC132ABQ NXP Quad 2-input NAND Schmitt trigger

获取价格

74LVC132ABQ NEXPERIA Quad 2-input NAND Schmitt triggerProduction

获取价格

74LVC132ABQ-Q100 NXP LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO

获取价格

74LVC132ABQ-Q100 NEXPERIA Quad 2-input NAND Schmitt triggerProduction

获取价格