5秒后页面跳转
74LVC132A PDF预览

74LVC132A

更新时间: 2024-02-11 13:05:26
品牌 Logo 应用领域
恩智浦 - NXP 触发器
页数 文件大小 规格书
15页 89K
描述
Quad 2-input NAND Schmitt trigger

74LVC132A 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOP包装说明:TSSOP, TSSOP14,.25
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.37
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm逻辑集成电路类型:NAND GATE
最大I(ol):0.024 A湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:8 ns传播延迟(tpd):16 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:1.1 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

74LVC132A 数据手册

 浏览型号74LVC132A的Datasheet PDF文件第2页浏览型号74LVC132A的Datasheet PDF文件第3页浏览型号74LVC132A的Datasheet PDF文件第4页浏览型号74LVC132A的Datasheet PDF文件第5页浏览型号74LVC132A的Datasheet PDF文件第6页浏览型号74LVC132A的Datasheet PDF文件第7页 
74LVC132A  
Quad 2-input NAND Schmitt trigger  
Rev. 01 — 15 December 2006  
Product data sheet  
1. General description  
The 74LVC132A is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
The 74LVC132A provides four 2-input NAND gates with Schmitt trigger inputs. It is  
capable of transforming slowly changing input signals into sharply defined, jitter-free  
output signals.  
The inputs switch at different points for positive and negative-going signals. The difference  
between the positive voltage VT+ and the negative voltage VTis defined as the input  
hysteresis voltage VH.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in mixed 3.3 V and 5 V environment.  
2. Features  
Wide supply voltage range from 2.3 V to 3.6 V  
5 V tolerant inputs for interfacing with 5 V logic  
CMOS low power consumption  
Direct interface with TTL levels  
Unlimited rise and fall times  
Inputs accept voltages up to 5.5 V  
Complies with JEDEC standard JESD8-B/JESD36  
ESD protection:  
HBM JESD22-A114-D exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101-C exceeds 1000 V  
Specified from 40 °C to +85 °C and 40 °C to +125 °C  
3. Applications  
Wave and pulse shaper  
Astable multivibrator  
Monostable multivibrator.  

与74LVC132A相关器件

型号 品牌 描述 获取价格 数据表
74LVC132ABQ NXP Quad 2-input NAND Schmitt trigger

获取价格

74LVC132ABQ NEXPERIA Quad 2-input NAND Schmitt triggerProduction

获取价格

74LVC132ABQ-Q100 NXP LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PQCC14, 2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO

获取价格

74LVC132ABQ-Q100 NEXPERIA Quad 2-input NAND Schmitt triggerProduction

获取价格

74LVC132ABQ-Q100X NXP 74LVC132A-Q100 - Quad 2-input NAND Schmitt trigger QFN 14-Pin

获取价格

74LVC132AD NXP Quad 2-input NAND Schmitt trigger

获取价格