5秒后页面跳转
74HC40104 PDF预览

74HC40104

更新时间: 2024-01-02 03:49:52
品牌 Logo 应用领域
恩智浦 - NXP 移位寄存器
页数 文件大小 规格书
8页 64K
描述
4-bit bidirectional universal shift register; 3-state

74HC40104 技术参数

生命周期:Active包装说明:TSSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.5Is Samacsys:N
计数方向:BIDIRECTIONAL系列:HC/UH
JESD-30 代码:R-PDSO-G16长度:5 mm
逻辑集成电路类型:PARALLEL IN PARALLEL OUT位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):255 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:67 MHz
Base Number Matches:1

74HC40104 数据手册

 浏览型号74HC40104的Datasheet PDF文件第1页浏览型号74HC40104的Datasheet PDF文件第3页浏览型号74HC40104的Datasheet PDF文件第4页浏览型号74HC40104的Datasheet PDF文件第5页浏览型号74HC40104的Datasheet PDF文件第6页浏览型号74HC40104的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
4-bit bidirectional universal shift  
register; 3-state  
74HC/HCT40104  
In the parallel-load mode (S0 and S1 are HIGH), data is  
loaded into the associated flip-flop and appears at the  
output after the positive transition of the clock input (CP).  
FEATURES  
Synchronous parallel or serial operating  
3-state outputs  
During loading, serial data flow is inhibited. Shift-right and  
shift-left are accomplished synchronously on the positive  
Output capability: bus driver  
ICC category: MSI  
clock edge with serial data entered at the shift-right (DSR  
and shift-left (DSL) serial inputs, respectively.  
)
GENERAL DESCRIPTION  
Clearing the register is accomplished by setting both mode  
controls (S0 and S1) LOW and clocking the register. When  
the output enable input (OE) is LOW, all outputs assume  
the high-impedance OFF-state (Z).  
The 74HC/HCT40104 are high-speed Si-gate CMOS  
devices and are pin compatible with the “40104” of the  
“4000B” series. They are specified in compliance with  
JEDEC standard no. 7A.  
APPLICATIONS  
The 74HC/HCT40104 are universal shift registers  
featuring parallel inputs, parallel outputs, shift-right and  
shift-left serial inputs and 3-state outputs allowing the  
devices to be used in bus-organized systems.  
Arithmetic unit bus registers  
Serial/parallel conversion  
General-purpose register for bus organized systems  
General-purpose registers  
QUICK REFERENCE DATA  
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns  
TYPICAL  
SYMBOL  
PARAMETER  
CONDITIONS  
UNIT  
HC  
13  
HCT  
15  
tPHL/ tPLH  
fmax  
propagation delay CP to Qn  
maximum clock frequency  
input capacitance  
CL = 15 pF; VCC = 5 V  
ns  
62  
3.5  
75  
57  
3.5  
75  
MHz  
pF  
CI  
CPD  
power dissipation capacitance per package notes 1 and 2  
pF  
Notes  
1. CPD is used to determine the dynamic power dissipation (PD in µW):  
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:  
fi = input frequency in MHz  
fo = output frequency in MHz  
(CL × VCC2 × fo) = sum of outputs  
CL = output load capacitance in pF  
VCC = supply voltage in V  
2. For HC the condition is VI = GND to VCC  
For HCT the condition is VI = GND to VCC 1.5 V  
ORDERING INFORMATION  
See “74HC/HCT/HCU/HCMOS Logic Package Information”.  
December 1990  
2

与74HC40104相关器件

型号 品牌 描述 获取价格 数据表
74HC40104D NXP IC HC/UH SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT,

获取价格

74HC40104DB NXP IC HC/UH SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT,

获取价格

74HC40104D-T PHILIPS Shift Register, 4-Bit, CMOS, PDSO16,

获取价格

74HC40104D-T NXP IC HC/UH SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT,

获取价格

74HC40104N NXP IC HC/UH SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT,

获取价格

74HC40104PW NXP IC HC/UH SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT,

获取价格