Datasheet > 74AUP1T02GW

74AUP1T02GW

更新时间： 2023-09-03 20:37:32

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
13页	231K
描述
Low-power 2-input NOR gate with voltage-level translatorProduction

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1T02GW 数据手册

74AUP1T02

Low-power 2-input NOR gate with voltage-level translator

Rev. 4 — 21 July 2023

Product data sheet

1. General description

The 74AUP1T02 provides the single 2-input NOR function. This device ensures a very low static

and dynamic power consumption across the entire V_CCrange from 2.3 V to 3.6 V.

The 74AUP1T02 is designed for logic-level translation applications with input switching levels that

accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply

voltage.

The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to

2.3 V.

This device is fully specified for partial power-down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing the damaging backflow current through the device when it is

powered down.

Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the entire

V_CCrange.

2. Features and benefits

•

Wide supply voltage range from 2.3 V to 3.6 V

•

High noise immunity

Low static power consumption; I_CC= 1.5 μA (maximum)

Latch-up performance exceeds 100 mA per JESD 78 Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial power-down mode operation

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

•

Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range Name

Description

Version

74AUP1T02GW -40 °C to +125 °C

TSSOP5

plastic thin shrink small outline package; 5 leads;

body width 1.25 mm

SOT353-1

74AUP1T02GX -40 °C to +125 °C

X2SON5

plastic thermal enhanced extremely thin

small outline package; no leads; 5 terminals;

body 0.8 × 0.8 × 0.32 mm

SOT1226-3

12 3 4 5 6 7...13

下载PDF

与74AUP1T02GW相关器件

型号	品牌	描述	获取价格	数据表
74AUP1T02GX	NEXPERIA	Low-power 2-input NOR gate with voltage-level translatorProduction	获取价格
74AUP1T04GW	NEXPERIA	Low-power inverter with voltage-level translatorProduction	获取价格
74AUP1T04GX	NEXPERIA	Low-power inverter with voltage-level translatorProduction	获取价格
74AUP1T08	NEXPERIA	Low-power 2-input AND gate with voltage-level translator	获取价格
74AUP1T08GW	NEXPERIA	Low-power 2-input AND gate with voltage-level translator	获取价格
74AUP1T08GW-Q100	NEXPERIA	Low-power 2-input AND gate with voltage-level translatorProduction	获取价格