Nexperia
74AUP1T00
Low-power 2-input NAND gate with voltage-level translator
11 Dynamic characteristics
Table 8.ꢀDynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7.
Symbol Parameter
Conditions
25 °C
-40 °C to +125 °C
Unit
Min
Typ [1]
Max
Min
Max
Max
(85 °C) (125 °C)
VCC = 2.3 V to 2.7 V; VI = 1.65 V to 1.95 V
[2]
[2]
[2]
[2]
[2]
tpd
propagation
delay
A, B to Y; see Figure 6
CL = 5 pF
1.9
2.4
2.8
3.8
3.4
3.9
4.4
5.6
5.3
6.0
6.6
8.0
0.5
1.0
1.0
1.5
6.8
7.9
7.5
8.7
ns
ns
ns
ns
CL = 10 pF
CL = 15 pF
8.7
9.6
CL = 30 pF
10.8
11.9
VCC = 2.3 V to 2.7 V; VI = 2.3 V to 2.7 V
tpd
propagation
delay
A, B to Y; see Figure 6
CL = 5 pF
1.4
1.9
2.3
3.4
3.2
3.8
4.3
5.5
5.3
6.0
6.6
8.0
0.5
1.0
1.0
1.5
6.0
7.1
6.6
7.9
ns
ns
ns
ns
CL = 10 pF
CL = 15 pF
7.9
8.7
CL = 30 pF
10.0
11.0
VCC = 2.3 V to 2.7 V; VI = 3.0 V to 3.6 V
tpd
propagation
delay
A, B to Y; see Figure 6
CL = 5 pF
1.2
1.6
2.1
3.1
3.0
3.5
4.0
5.2
4.8
5.5
6.1
7.5
0.5
1.0
1.0
1.5
5.5
6.5
7.4
9.5
6.1
7.2
ns
ns
ns
ns
CL = 10 pF
CL = 15 pF
8.2
CL = 30 pF
10.5
VCC = 3.0 V to 3.6 V; VI = 1.65 V to 1.95 V
tpd
propagation
delay
A, B to Y; see Figure 6
CL = 5 pF
1.9
2.3
2.6
3.4
2.8
3.4
3.8
5.0
3.9
4.7
5.3
6.8
0.5
1.0
1.0
1.5
8.0
8.5
9.1
9.8
9.0
9.4
ns
ns
ns
ns
CL = 10 pF
CL = 15 pF
10.1
10.8
CL = 30 pF
VCC = 3.0 V to 3.6 V; VI = 2.3 V to 2.7 V
tpd
propagation
delay
A, B to Y; see Figure 6
CL = 5 pF
1.4
1.9
2.3
3.3
2.7
3.3
3.7
4.9
4.2
4.9
5.5
6.8
0.5
1.0
1.0
1.5
5.3
6.1
6.8
8.5
5.9
6.8
7.5
9.4
ns
ns
ns
ns
CL = 10 pF
CL = 15 pF
CL = 30 pF
74AUP1T00
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 1 — 23 November 2017
7 / 15