5秒后页面跳转
74AUP1G11GW PDF预览

74AUP1G11GW

更新时间: 2023-09-03 20:36:41
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
16页 253K
描述
Low-power 3-input AND gateProduction

74AUP1G11GW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.42系列:AUP/ULP/V
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm逻辑集成电路类型:AND GATE
湿度敏感等级:1功能数量:1
输入次数:3端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):18.3 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.1 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1.25 mm
Base Number Matches:1

74AUP1G11GW 数据手册

 浏览型号74AUP1G11GW的Datasheet PDF文件第2页浏览型号74AUP1G11GW的Datasheet PDF文件第3页浏览型号74AUP1G11GW的Datasheet PDF文件第4页浏览型号74AUP1G11GW的Datasheet PDF文件第5页浏览型号74AUP1G11GW的Datasheet PDF文件第6页浏览型号74AUP1G11GW的Datasheet PDF文件第7页 
74AUP1G11  
Low-power 3-input AND gate  
Rev. 8 — 13 July 2023  
Product data sheet  
1. General description  
The 74AUP1G11 is a single 3-input AND gate. Schmitt-trigger action at all inputs makes the circuit  
tolerant of slower input rise and fall times. This device ensures very low static and dynamic power  
consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for  
partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the  
potentially damaging backflow current through the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 0.8 V to 3.6 V  
Low static power consumption; ICC = 0.9 μA (maximum)  
High noise immunity  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Overvoltage tolerant inputs to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AUP1G11GW  
74AUP1G11GM  
74AUP1G11GN  
74AUP1G11GS  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
TSSOP6  
plastic thin shrink small outline package; 6 leads;  
body width 1.25 mm  
SOT363-2  
XSON6  
XSON6  
XSON6  
plastic extremely thin small outline package; no leads; SOT886  
6 terminals; body 1 × 1.45 × 0.5 mm  
extremely thin small outline package; no leads;  
6 terminals; body 0.9 × 1.0 × 0.35 mm  
SOT1115  
extremely thin small outline package; no leads;  
6 terminals; body 1.0 × 1.0 × 0.35 mm  
SOT1202  
 
 
 

74AUP1G11GW 替代型号

型号 品牌 替代类型 描述 数据表
74AUP2G14GW NEXPERIA

功能相似

Low-power dual Schmitt trigger inverterProduction

与74AUP1G11GW相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G11GW,125 NXP

获取价格

74AUP1G11 - Low-power 3-input AND gate TSSOP 6-Pin
74AUP1G125 DIODES

获取价格

SINGLE BUFFER GATE WITH 3-STATE OUTPUT
74AUP1G125 NXP

获取价格

Low-power buffer/line driver; 3-state
74AUP1G125DBVRE4 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74AUP1G125DBVRG4 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74AUP1G125DBVTE4 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74AUP1G125DBVTG4 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74AUP1G125DCKRE4 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74AUP1G125DCKRG4 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
74AUP1G125DCKTE4 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT