Datasheet > 74AUP1G125GW-Q100H

74AUP1G125GW-Q100H

更新时间： 2024-01-02 09:44:10

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
19页	139K
描述
Low-power buffer/line driver; 3-state TSSOP 5-Pin

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G125GW-Q100H 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
零件包装代码：	TSSOP	包装说明：	1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1, TSSOP-5
针数：	5	Reach Compliance Code：	compliant
风险等级：	5.75	Base Number Matches：	1

74AUP1G125GW-Q100H 数据手册

浏览型号74AUP1G125GW-Q100H的Datasheet PDF文件第2页

浏览型号74AUP1G125GW-Q100H的Datasheet PDF文件第3页

浏览型号74AUP1G125GW-Q100H的Datasheet PDF文件第4页

浏览型号74AUP1G125GW-Q100H的Datasheet PDF文件第5页

浏览型号74AUP1G125GW-Q100H的Datasheet PDF文件第6页

浏览型号74AUP1G125GW-Q100H的Datasheet PDF文件第7页

74AUP1G125-Q100

Low-power buffer/line driver; 3-state

Rev. 1 — 20 March 2013

Product data sheet

1. General description

The 74AUP1G125-Q100 provides a single non-inverting buffer/line driver with 3-state

output. The 3-state output is controlled by the output enable input (OE). A HIGH level at

pin OE causes the output to assume a high-impedance OFF-state. This device has the

input-disable feature, which allows floating input signals. The inputs are disabled when the

output enable input OE) is HIGH.

Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

times across the entire V_CCrange from 0.8 V to 3.6 V. This device ensures a very low

static and dynamic power consumption across the entire V_CCrange from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing a damaging backflow current through the device

when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 Wide supply voltage range from 0.8 V to 3.6 V

 High noise immunity

 Complies with JEDEC standards:

 JESD8-12 (0.8 V to 1.3 V)

 JESD8-11 (0.9 V to 1.65 V)

 JESD8-7 (1.2 V to 1.95 V)

 JESD8-5 (1.8 V to 2.7 V)

 JESD8-B (2.7 V to 3.6 V)

 ESD protection:

 MIL-STD-883, method 3015 Class 3A. Exceeds 5000 V

 HBM JESD22-A114F Class 3A. Exceeds 5000 V

 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )

 Low static power consumption; I_CC= 0.9 A (maximum)

 Latch-up performance exceeds 100 mA per JESD 78 Class II

 Inputs accept voltages up to 3.6 V

 Low noise overshoot and undershoot < 10 % of V_CC

 Input-disable feature allows floating input conditions

 I_OFFcircuitry provides partial Power-down mode operation

12 3 4 5 6 7...19

下载PDF

与74AUP1G125GW-Q100H相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G125GX	NEXPERIA	Low-power buffer/line driver; 3-stateProduction	获取价格
74AUP1G125-Q100	NEXPERIA	Low-power buffer/line driver; 3-state	获取价格
74AUP1G125SE	DIODES	SINGLE BUFFER GATE WITH 3-STATE OUTPUT	获取价格
74AUP1G125SE-7	DIODES	SINGLE BUFFER GATE WITH 3-STATE OUTPUT	获取价格
74AUP1G126	DIODES	SINGLE BUFFER GATE WITH 3-STATE OUTPUT	获取价格
74AUP1G126	NXP	Low-Power buffer/line driver; 3-state	获取价格