5秒后页面跳转
74AHCT1G79-Q100 PDF预览

74AHCT1G79-Q100

更新时间: 2022-02-26 11:29:10
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
14页 721K
描述
Single D-type flip-flop; positive-edge trigger

74AHCT1G79-Q100 数据手册

 浏览型号74AHCT1G79-Q100的Datasheet PDF文件第3页浏览型号74AHCT1G79-Q100的Datasheet PDF文件第4页浏览型号74AHCT1G79-Q100的Datasheet PDF文件第5页浏览型号74AHCT1G79-Q100的Datasheet PDF文件第7页浏览型号74AHCT1G79-Q100的Datasheet PDF文件第8页浏览型号74AHCT1G79-Q100的Datasheet PDF文件第9页 
74AHC1G79-Q100; 74AHCT1G79-Q100  
Nexperia  
Single D-type flip-flop; positive-edge trigger  
Table 7.  
Static characteristics …continued  
Voltages are referenced to GND (ground = 0 V).  
Symbol Parameter Conditions  
25 C  
40 C to +85 C 40 C to +125 C Unit  
Min Typ Max  
Min  
Max  
Min  
Max  
ICC  
supply current VI = VCC or GND; IO = 0 A;  
VCC = 5.5 V  
-
-
1.0  
-
10  
-
40  
A  
ICC  
additional  
per input pin; VI = 3.4 V;  
-
-
1.35  
-
-
1.5  
10  
-
-
1.5  
10  
mA  
supply current other inputs at VCC or GND;  
IO = 0 A; VCC = 5.5 V  
CI  
input  
-
1.5  
10  
pF  
capacitance  
11. Dynamic characteristics  
Table 8.  
Dynamic characteristics  
GND = 0 V; tr = tf = 3.0 ns. For test circuit, see Figure 6. For waveforms, see Figure 5.  
Symbol Parameter Conditions  
25 C  
40 C to +85 C 40 C to +125 C Unit  
Min Typ Max  
Min  
Max  
Min  
Max  
For type 74AHC1G79-Q100  
[1]  
[2]  
tpd  
propagation CP to Q  
delay  
VCC = 3.0 V to 3.6 V  
CL = 15 pF  
CL = 50 pF  
-
-
4.9  
8.4  
1.0  
1.0  
9.8  
1.0  
1.0  
11.5  
15.5  
ns  
ns  
6.9 12.0  
14.0  
[3]  
VCC = 4.5 V to 5.5 V  
CL = 15 pF  
-
-
3.5  
5.1  
1.0  
5.6  
1.0  
1.0  
3.0  
2.0  
3.0  
90  
7.0  
1.0  
1.0  
4.0  
3.0  
4.0  
70  
8.0  
ns  
CL = 50 pF  
8.0  
10.0  
11.0  
ns  
tsu  
th  
set-up time D to CP  
hold time D to CP  
3.0  
-
-
-
-
-
-
-
-
-
-
-
-
ns  
+2.0 1.0  
ns  
tW  
pulse width clock HIGH or LOW  
3.0  
90  
-
-
ns  
fmax  
maximum  
frequency  
MHz  
[4]  
CPD  
power  
per buffer;  
-
15  
-
-
-
-
-
pF  
dissipation  
CL = 50 pF; f = 1 MHz;  
capacitance VI = GND to VCC  
For type 74AHCT1G79-Q100  
[1]  
[3]  
tpd  
propagation CP to Q  
delay  
VCC = 4.5 V to 5.5 V  
CL = 15 pF  
CL = 50 pF  
-
-
3.5  
5.0  
1.0  
5.0  
8.0  
-
1.0  
1.0  
3.0  
2.0  
6.0  
1.0  
1.0  
4.0  
3.0  
8.0  
ns  
ns  
ns  
ns  
10.0  
11.0  
tsu  
th  
set-up time D to CP  
hold time D to CP  
3.0  
-
-
-
-
+2.0 1.0  
-
74AHC_AHCT1G79_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 23 September 2014  
6 of 14  

与74AHCT1G79-Q100相关器件

型号 品牌 描述 获取价格 数据表
74AHCT1G86 DIODES SINGLE 2 INPUT EXCLUSIVE-OR GATE

获取价格

74AHCT1G86 NXP 2-input EXCLUSIVE-OR gate

获取价格

74AHCT1G86DBVRG4 TI 具有 TTL 兼容型 CMOS 输入的单路 2 输入、4.5V 至 5.5V XOR(异或

获取价格

74AHCT1G86DBVTG4 TI 具有 TTL 兼容型 CMOS 输入的单路 2 输入、4.5V 至 5.5V XOR(异或

获取价格

74AHCT1G86DCKTE4 TI AHCT/VHCT/VT SERIES, 1-INPUT XOR GATE, PDSO5, GREEN, PLASTIC, SC70, 5 PIN

获取价格

74AHCT1G86GV NXP 2-input EXCLUSIVE-OR gate

获取价格