5秒后页面跳转
74AC11074N PDF预览

74AC11074N

更新时间: 2024-02-06 06:01:12
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 95K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

74AC11074N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP14,.25针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:1.46系列:AC
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:100000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:1功能数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:3.3/5 V
最大电源电流(ICC):0.04 mAProp。Delay @ Nom-Sup:8.2 ns
传播延迟(tpd):11.3 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:125 MHz
Base Number Matches:1

74AC11074N 数据手册

 浏览型号74AC11074N的Datasheet PDF文件第1页浏览型号74AC11074N的Datasheet PDF文件第2页浏览型号74AC11074N的Datasheet PDF文件第3页浏览型号74AC11074N的Datasheet PDF文件第5页浏览型号74AC11074N的Datasheet PDF文件第6页 
74AC11074  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
SCAS499A – DECEMBER 1986 – REVISED APRIL 1996  
timing requirements over recommended operating free-air temperature range,  
V
= 3.3 V ± 0.3 V (see Figure 1)  
CC  
T
= 25°C  
A
MIN  
MAX  
UNIT  
MHz  
ns  
MIN  
0
MAX  
f
t
Clock frequency  
Pulse duration  
100  
0
4
5
5
1
0
100  
clock  
PRE or CLR low  
CLK low or high  
Data high or low  
PRE or CLR inactive  
4
w
5
5
t
t
ns  
ns  
Setup time before CLK↑  
Hold time after CLK↑  
su  
1
0
h
timing requirements over recommended operating free-air temperature range,  
= 5 V ± 0.5 V (see Figure 1)  
V
CC  
T
= 25°C  
A
MIN  
MAX  
UNIT  
MHz  
ns  
MIN  
0
MAX  
f
t
Clock frequency  
Pulse duration  
125  
0
4
125  
clock  
PRE or CLR low  
4
w
CLK low or CLK high  
Data high or low  
4
4
3.5  
1
3.5  
1
t
t
ns  
ns  
Setup time before CLK↑  
Hold time after CLK↑  
su  
PRE or CLR inactive  
0
0
h
switching characteristics over recommended operating free-air temperature range,  
= 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)  
V
CC  
T
A
= 25°C  
TYP  
125  
5.8  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
MIN  
MAX  
UNIT  
MHz  
ns  
MIN  
100  
1.5  
1.5  
1.5  
1.5  
MAX  
f
t
t
t
t
100  
1.5  
1.5  
1.5  
1.5  
max  
PLH  
PHL  
PLH  
PHL  
9.3  
11.4  
10.5  
9.7  
10  
12.2  
11.3  
10.6  
PRE or CLR  
CLK  
Q or Q  
Q or Q  
6.5  
7.7  
ns  
7.3  
switching characteristics over recommended operating free-air temperature range,  
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)  
V
CC  
T
A
= 25°C  
TYP  
150  
4.2  
FROM  
(INPUT)  
TO  
(OUTPUT)  
PARAMETER  
MIN  
MAX  
UNIT  
MHz  
ns  
MIN  
125  
1.5  
1.5  
1.5  
1.5  
MAX  
f
t
t
t
t
125  
1.5  
1.5  
1.5  
1.5  
max  
PLH  
PHL  
PLH  
PHL  
6.6  
8.2  
7.5  
6.9  
7.1  
9
PRE or CLR  
CLK  
Q or Q  
Q or Q  
4.7  
5.4  
8.2  
7.5  
ns  
5
operating characteristics, V  
= 5 V, T = 25°C  
A
CC  
PARAMETER  
Power dissipation capacitance  
TEST CONDITIONS  
= 50 pF, f = 1 MHz  
L
TYP  
UNIT  
C
C
30  
pF  
pd  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC11074N相关器件

型号 品牌 描述 获取价格 数据表
74AC11074NSR TI IC AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, GREE

获取价格

74AC11074NSRG4 TI AC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, GREEN,

获取价格

74AC11074PW TI DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

获取价格

74AC11074PWLE TI Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-TSSOP -40 to 85

获取价格

74AC11074PWR TI DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

获取价格

74AC11074PWRE4 TI Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-TSSOP -40 to 85

获取价格