ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢊ
ꢃ
ꢇ
ꢋ
ꢀ
ꢁ
ꢌ
ꢃ
ꢉ ꢍ ꢎꢅꢏ ꢆ ꢅꢐꢀ ꢎꢏꢁꢆ ꢑꢒꢓꢄꢔꢑ ꢕꢎꢆ ꢖꢗ ꢑ ꢘꢄꢆꢔ ꢙ ꢑ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢊ
ꢃ
ꢇ
ꢀ
ꢀ
ꢚ
ꢏ
ꢆ
ꢙ
ꢛ
ꢎ
ꢀ
ꢆ
ꢄ
ꢆ
ꢑ
ꢜ
ꢐ
ꢆ
ꢗ
ꢐ
ꢆ
SCBS665C − JUNE 1996 − REVISED JUNE 2004
SN54ABT162841 . . . WD PACKAGE
SN74ABT162841 . . . DGG OR DL PACKAGE
(TOP VIEW)
D
D
Members of the Texas Instruments
WidebusE Family
Output Ports Have Equivalent 25-Ω Series
Resistors, So No External Resistors Are
Required
1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1OE
1Q1
1Q2
GND
1Q3
1Q4
1LE
1D1
1D2
GND
1D3
1D4
2
3
D
D
D
D
D
D
Typical V
<0.8 V at V
(Output Ground Bounce)
= 5 V, T = 25°C
A
OLP
CC
4
5
High-Impedance State During Power Up
and Power Down
6
7
V
V
CC
CC
I
and Power-Up 3-State Support Hot
off
8
1Q5
1Q6
1Q7
GND
1Q8
1Q9
1Q10
2Q1
2Q2
2Q3
GND
2Q4
2Q5
2Q6
1D5
1D6
1D7
GND
1D8
1D9
1D10
2D1
2D2
2D3
GND
2D4
2D5
2D6
Insertion
9
Distributed V
High-Speed Switching Noise
and GND Pins Minimize
CC
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Flow-Through Architecture Optimizes PCB
Layout
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
description/ordering information
These 20-bit transparent D-type latches feature
noninverting 3-state outputs designed specifically
for driving highly capacitive or relatively
low-impedance loads. They are particularly
suitable for implementing buffer registers, I/O
ports, bidirectional bus drivers, and working
registers.
V
V
CC
CC
2Q7
2Q8
GND
2Q9
2Q10
2OE
2D7
2D8
GND
2D9
2D10
2LE
The ’ABT162841 devices can be used as two
10-bit latches or one 20-bit latch. While the
latch-enable (1LE or 2LE) input is high, the Q
outputs of the corresponding 10-bit latch follow
the data (D) inputs. When LE is taken low, the
Q outputs are latched at the levels set up at the D
inputs.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube
SN74ABT162841DL
SN74ABT162841DLR
SN74ABT162841DGGR
SNJ54ABT162841WD
SSOP − DL
ABT162841
Tape and reel
Tape and reel
Tube
−40°C to 85°C
−55°C to 125°C
TSSOP − DGG
CFP − WD
ABT162841
SNJ54ABT162841WD
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
Copyright 2004, Texas Instruments Incorporated
ꢐ ꢁ ꢘꢑꢀꢀ ꢜ ꢆꢙ ꢑꢒꢚ ꢏꢀ ꢑ ꢁ ꢜꢆꢑꢕ ꢝꢞ ꢟꢠ ꢡꢢꢣ ꢤꢥꢦ ꢧꢝ ꢣꢢ ꢧꢝꢨ ꢟꢧꢠ ꢗꢒ ꢜ ꢕ ꢐ ꢔꢆ ꢏꢜ ꢁ
ꢝ
ꢕ
ꢄ
ꢆ
ꢄ
ꢟ
ꢧ
ꢩ
ꢢ
ꢪ
ꢥ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢣ
ꢤ
ꢪ
ꢪ
ꢦ
ꢧ
ꢝ
ꢨ
ꢠ
ꢢ
ꢩ
ꢫ
ꢤ
ꢬ
ꢭ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢡ
ꢨ
ꢦ
ꢮ
ꢗ
ꢪ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢠ
ꢣ
ꢢ
ꢧ
ꢩ
ꢢ
ꢪ
ꢥ
ꢝ
ꢢ
ꢠ
ꢫ
ꢦ
ꢣ
ꢟ
ꢩ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢠ
ꢫ
ꢦ
ꢪ
ꢝ
ꢞ
ꢦ
ꢝ
ꢦ
ꢪ
ꢥ
ꢠ
ꢢ
ꢩ
ꢆ
ꢦ
ꢯ
ꢨ
ꢠ
ꢏ
ꢧ
ꢠ
ꢝ
ꢪ
ꢤ
ꢥ
ꢦ
ꢧ
ꢝ
ꢠ
ꢠ
ꢝ
ꢨ
ꢧ
ꢡ
ꢨ
ꢪ
ꢡ
ꢰ
ꢨ
ꢪ
ꢪ
ꢨ
ꢧ
ꢝ
ꢱ
ꢮ
ꢗ
ꢪ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢟ
ꢢ
ꢧ
ꢫꢨ ꢪ ꢨ ꢥ ꢦ ꢝ ꢦ ꢪ ꢠ ꢮ
ꢫ
ꢪ
ꢢ
ꢣ
ꢦ
ꢠ
ꢠ
ꢟ
ꢧ
ꢲ
ꢡ
ꢢ
ꢦ
ꢠ
ꢧ
ꢢ
ꢝ
ꢧ
ꢦ
ꢣ
ꢦ
ꢠ
ꢠ
ꢨ
ꢪ
ꢟ
ꢭ
ꢱ
ꢟ
ꢧ
ꢣ
ꢭ
ꢤ
ꢡ
ꢦ
ꢝ
ꢦ
ꢠ
ꢝ
ꢟ
ꢧ
ꢲ
ꢢ
ꢩ
ꢨ
ꢭ
ꢭ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265