Chip Resistor Arrays
Series 74x
PACKAGE OUTLINES
CONCAVE TERMINATION – TYPE C
CONVEX TERMINATION – TYPE X
L
L
P
P
D
T
T
C
C
B
B
Termination Area(all places)
Termination Area (all places)
W
W
A
A
NOTES
1. Termination pads (e3). Barrier plating is nickel (Ni) with Matte tin (Sn) finish.
2. Reflow conditions per JEDEC-J-STD-020, +260°C maximum.
Dimensions [mm/inch]
Part
Code
Configuration # Pads # Res. Circuit
L
W
P
T
A
B
C
D
0.80 ±0.10
0.60 ±0.10
0.50 ±0.05
0.35 ±0.10
0.014 ±0.004
0.35 ±0.10
0.20 ±0.10
0.15 ±0.10
740X043
0201 x 2
0402 X 2
0402 X 4
0402 X 4
0402 X 8
0603 X 2
0603 X 4
0603 X 8
0805 X 2
0805 X 4
1206 X 2
1206 X 4
-
4
4
2
2
4
4
8
2
4
8
2
4
2
4
8
8
8
Isolated
Isolated
Isolated
Isolated
Isolated
Isolated
Isolated
Isolated
Isolated
Isolated
Isolated
Isolated
Bussed
N/A
0.031 ±0.004 0.024 ±0.004 0.020 ±0.002
1.00 ±0.10
0.039 ±0.004
0.014 ±0.004 0.008 ±0.004 0.006 ±0.004
0.33 ±0.10
0.013 ±0.004
0.30 ±0.15
0.012 ±0.006
0.29 ±0.12
0.011 ±0.005
0.30 ±0.10
0.65 ±0.10
0.026 ±0.004
741X043
741X083
741C083
741X163
742C043
1.00 ±0.10
0.039 ±0.004
0.375 ±0.125
0.0147 ±0.005
0.20 ±0.10
0.008 ±0.004
0.38 Max.
0.015 Max.
8
2.00 ±0.10
0.079 ±0.004
N/A
0.50 ±0.10
0.020 ±0.004
8
3.80 ±0.10
0.150 ±0.004 0.063 ±0.004
1.60 ±0.20
1.60 ±0.10
0.45 ±0.10
0.018 ±0.004
0.30 ±0.10
0.30 ±0.10
16
4
0.012 ±0.004 0.012 ±0.004 0.012 ±0.004
0.40 ±0.15
0.016 ±0.006
0.30 ±0.15
0.012 ±0.006
0.40 ±0.15
0.063 ±0.008
1.60 ±0.20
0.063 ±0.008 0.032 ±0.002
0.80 ±0.05
0.60 +0.10 -0.25
0.024 +0.004 -0.010
0.50 ±0.15
0.020 ±0.006 0.012 ±0.008
0.30 ±0.20
742X083
742C083
3.20 ±0.20
0.126 ±0.008
6.40 ±0.20
0.252 ±0.008
2.54 ±0.20
0.100 ±0.008
5.08 ±0.30
0.200 ±0.012
2.54 ±0.20
0.100 ±0.008
5.08 ±0.30
0.200 ±0.012
6.40 ±0.20
0.252 ±0.008 0.126 ±0.008 0.050 ±0.002
6.40 ±0.20 3.20 ±0.20 1.27 ±0.05
0.252 ±0.008 0.126 ±0.008 0.050 ±0.002
3.30 ±0.10 1.65 ±0.15 0.64 ±0.05
N/A
8
742C163
743C043
743C083
744C043
744C083
16
4
0.016 ±0.006
2.00 ±0.20
0.079 ±0.008 0.050 ±0.002
1.27 ±0.05
0.60 ±0.10
0.024 ±0.004
0.80 ±0.10
0.40 ±0.20
0.40 ±0.15
N/A
N/A
0.031 ±0.006 0.016 ±0.008 0.016 ±0.006
8
4
3.20 ±0.20
0.126 ±0.008 0.050 ±0.002
1.27 ±0.05
0.60 ±0.10
0.024 ±0.004
0.80 ±0.10
0.50 ±0.20
0.50 ±0.15
0.031 ±0.006 0.020 ±0.008 0.020 ±0.006
8
745C101
745C102
745X101
745X102
3.20 ±0.20
1.27 ±0.05
0.60 ±0.10
0.024 ±0.004
0.60 ±0.10
0.024 ±0.004
0.60 ±0.10
0.60 ±0.15
0.024 ±0.006 0.013 ±0.006 0.022 ±0.006
0.90 ±0.15 0.50 ±0.20 0.50 ±0.15
0.035 ±0.006 0.020 ±0.008 0.020 ±0.006 0.043 ±0.006
0.35 ±0.05 0.40 ±0.10 0.45 ±0.10 0.50 ±0.05
0.35 ±0.15
0.55 ±0.15
10
10
10
N/A
1.10 ±0.15
-
Bussed
746X101
-
Bussed
0.130 ±0.004 0.065 ±0.006 0.025 ±0.002
0.024 ±0.004
0.014 ±0.002 0.016 ±0.004 0.018 ±0.004 0.020 ±0.002
RECOMMENDED LAND PATTERNS
DIMENSIONS [mm/in]
SERIES
A
A
B
C
D
0.600
0.023
1.000
0.039
1.000
0.039
1.000
0.039
1.600
0.063
1.600
0.063
2.000
0.079
3.200
0.126
3.200
0.126
1.650
0.065
0.500
0.019
0.650
0.026
0.500
0.020
0.500
0.020
0.500
0.020
0.800
0.032
1.270
0.050
1.270
0.050
1.270
0.050
0.640
0.025
0.300
0.012
0.330
0.013
0.300
0.012
0.280
0.011
0.300
0.012
0.500
0.020
0.800
0.031
0.800
0.031
0.900
0.035
0.350
0.014
0.300
0.012
0.500
0.020
0.500
0.020
0.500
0.020
0.800
0.031
0.900
0.035
1.000
0.039
1.300
0.051
1.300
0.051
0.800
0.032
B
740
741X043
741X083
741C083
741X163
742
743
744
C
745
D
746
Document No. 008-0335-0
Page 3 - 4
Rev. D
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
