5秒后页面跳转
73S8023C-DB PDF预览

73S8023C-DB

更新时间: 2024-01-14 13:34:04
品牌 Logo 应用领域
美信 - MAXIM /
页数 文件大小 规格书
19页 816K
描述
Demo Board User Manual

73S8023C-DB 技术参数

生命周期:Transferred包装说明:5 X 5 MM, LEAD FREE, QFN-32
Reach Compliance Code:unknown风险等级:5.59
Is Samacsys:N模拟集成电路 - 其他类型:ANALOG CIRCUIT
JESD-30 代码:S-XQCC-N32长度:5 mm
功能数量:1端子数量:32
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
认证状态:Not Qualified座面最大高度:0.9 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
表面贴装:YES温度等级:INDUSTRIAL
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD宽度:5 mm
Base Number Matches:1

73S8023C-DB 数据手册

 浏览型号73S8023C-DB的Datasheet PDF文件第4页浏览型号73S8023C-DB的Datasheet PDF文件第5页浏览型号73S8023C-DB的Datasheet PDF文件第6页浏览型号73S8023C-DB的Datasheet PDF文件第8页浏览型号73S8023C-DB的Datasheet PDF文件第9页浏览型号73S8023C-DB的Datasheet PDF文件第10页 
UM_8023C_027  
73S8023C Demo Board User Manual  
3 Hardware Description  
3.1 Demo Board Connectors, Jumpers and Test Points  
Table 1 describes the 73S8023C Demo Board connectors, jumpers and test points. The Item # in Table 1  
refers to Figure 3.  
Table 1: 73S8023C Demo Board Connector, Jumper and Test Points  
Schematic/  
Item  
#
Silkscreen  
Reference  
Name  
Function  
Connectors:  
1
J2  
Auxiliary Interface / 73S8023C auxiliary interface (I/OUC, AUX1UC,  
5V Board Power  
AUX2UC), external clock (SCLK) and interrupt (OFF)  
pins. The external clock (SCLK) can be left open when  
JP1 is in position XTAL.  
The 5V power supply is unused and must be left open  
and JP2 must be inserted in position 3.3V.  
9
J4  
J5  
J6  
3.3V Board Power / 3.3V board power supply and the 73S8023C host  
Digital Control  
Signals  
control signals RSTIN, CMDVCC, 5V/#V, PWRDWN,  
CLKDIV2 and CLKDIV1.  
18  
11  
Smart Card  
Connector  
Smart card connector.  
When inserting a card (credit card size format), contacts  
must face up.  
Smart Card  
Connector  
SIM/SAM smart card format connector.  
J6 is wired in parallel to the smart card connector J5  
(underneath the PCB). No SIM/SAM should be inserted  
when using the credit-card size connector J5.  
Jumpers:  
3
JP1  
JP2  
Clock Selection  
VPC Select  
Jumper to select between a crystal or an external clock  
as the frequency reference to the device. The default  
setting is for a crystal.  
19  
2
Jumper to select the value of the power supply for the  
smart card DC-DC converter (73S8023C input VPC).  
To support both card voltages, JP2 must be set to  
position 3.3V. The default setting is 3.3V.  
JP3  
VDD Select  
Jumper to select the digital voltage which supplies the  
73S8023C. Must be set for 3.3V.  
8
JP4  
JP5  
JP6  
Not used.  
16  
15  
Card Polarity  
Detect Select  
The setting of JP5 and JP6 depends on the type of  
smart card connector used (nominally open or closed)  
and which 73S8023C card presence switch input is  
used. The switch is nominally open for the 73S8023C  
Demo Board. The jumpers can be set to:  
1. Use of PRES (default): JP5 set to PRES; JP6 set  
to VDD.  
2. Use of PRES: JP5 set to PREB; JP6 set to GND.  
13  
17  
21  
JP7  
JP8  
JP9  
CLKSEL  
CS  
Three pin header. Set to VDD for sync operation.  
Three pin header. Set to VDD for normal operation.  
Two pin header. Outputs the buffered version of XTALIN.  
Two pin header. Controls clock signal when CLKSEL=1.  
CLKOUT  
STROBE  
22  
JP10  
Rev. 1.3  
7
 
 
 

与73S8023C-DB相关器件

型号 品牌 描述 获取价格 数据表
73S8023C-IM/F TERIDIAN Smart Card Interface

获取价格

73S8023C-IM/F1 MAXIM Analog Circuit, 1 Func, 5 X 5 MM, LEAD FREE, QFN-32

获取价格

73S8023C-IMR/F TERIDIAN Smart Card Interface

获取价格

73S8023C-IMR/F1 MAXIM Analog Circuit, 1 Func, 5 X 5 MM, LEAD FREE, QFN-32

获取价格

73S8023C-IMR/F2 MAXIM Analog Circuit, 1 Func, 5 X 5 MM, LEAD FREE, QFN-32

获取价格

73S8023C-IMR/F3 MAXIM Analog Circuit, 1 Func, 5 X 5 MM, LEAD FREE, QFN-32

获取价格