5秒后页面跳转
73S1215F-68IMR/F PDF预览

73S1215F-68IMR/F

更新时间: 2024-02-08 12:17:23
品牌 Logo 应用领域
TERIDIAN 多功能外围设备微控制器和处理器外围集成电路时钟
页数 文件大小 规格书
136页 1028K
描述
80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More

73S1215F-68IMR/F 技术参数

生命周期:Transferred包装说明:LEAD FREE, QFN-68
Reach Compliance Code:unknown风险等级:5.74
Is Samacsys:N其他特性:OPERATES BETWEEN 3 TO 3.6 V WHEN USB IS USED
地址总线宽度:边界扫描:NO
总线兼容性:I2C; USB最大时钟频率:12 MHz
外部数据总线宽度:JESD-30 代码:S-XQCC-N68
长度:8 mm端子数量:68
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
认证状态:Not QualifiedRAM(字数):2000
座面最大高度:0.85 mm最大供电电压:3.6 V
最小供电电压:2.7 V标称供电电压:3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:NO LEAD
端子节距:0.4 mm端子位置:QUAD
宽度:8 mmBase Number Matches:1

73S1215F-68IMR/F 数据手册

 浏览型号73S1215F-68IMR/F的Datasheet PDF文件第6页浏览型号73S1215F-68IMR/F的Datasheet PDF文件第7页浏览型号73S1215F-68IMR/F的Datasheet PDF文件第8页浏览型号73S1215F-68IMR/F的Datasheet PDF文件第10页浏览型号73S1215F-68IMR/F的Datasheet PDF文件第11页浏览型号73S1215F-68IMR/F的Datasheet PDF文件第12页 
DS_1215F_003  
73S1215F Data Sheet  
Pin Name  
Description  
LED(3:0)  
0
1
IO  
Figure 36 Special output drivers, programmable pull-down  
current to drive LEDs. May also be used as inputs.  
1
3
3
4
2
2
3
4
RXD  
17  
11  
12  
I
O
I
Figure 33 Serial UART Receive data pin.  
Figure 30 Serial UART Transmit data pin.  
Figure 33 General purpose interrupt input.  
Figure 33 General purpose interrupt input.  
TXD  
INT3  
INT2  
SIO  
18  
51  
52  
50  
32  
31  
I
IO  
Figure 29 IO data signal for use with external Smart Card  
interface circuit such as 73S8024.  
SCLK  
PRES  
48  
64  
30  
43  
O
I
Figure 30 Clock signal for use with external Smart Card interface  
circuit.  
Figure 41 Smart Card presence. Active high. Note: the pin has a  
very weak pull down resistor. In noisy environments,  
an external pull down may be desired to insure against  
a false card event.  
PRES  
56  
35  
I
Figure 42 Smart Card presence. Active low. Note: the pin has a  
very weak pull up resistor. In noisy environments, an  
external pull up may be desired to insure against a  
false card event.  
CLK  
RST  
IO  
57  
59  
63  
62  
61  
60  
36  
38  
42  
41  
40  
39  
O
O
Figure 39 Smart card clock signal.  
Figure 39 Smart card Reset signal.  
IO  
Figure 40 Smart card Data IO signal.  
Figure 40 Auxiliary Smart Card IO signal (C4).  
Figure 40 Auxiliary Smart Card IO signal (C8).  
AUX1  
AUX2  
VCC  
IO  
IO  
PSO  
Smart Card VCC supply voltage output. A 0.47μF  
capacitor is required and should be located at the  
smart card connector. The capacitor should be a  
ceramic type with low ESR.  
GND  
VPC  
58  
55  
37 GND  
Smart Card Ground.  
34  
PSI  
Smart Card LDO regulator power supply source. A  
10μF and a 0.1μF capacitor are required at the VPC  
input. The 10μF capacitor should be a ceramic type  
with low ESR.  
TBUS(3:0)  
IO  
Trace bus signals for ICE.  
0
1
2
3
53  
49  
47  
43  
RXTX  
ERST  
ISBR  
TCLK  
45  
40  
68  
41  
28  
25  
IO  
IO  
IO  
I
ICE control.  
ICE control.  
ICE control.  
ICE control.  
26  
Rev. 1.4  
9

与73S1215F-68IMR/F相关器件

型号 品牌 描述 获取价格 数据表
73S1217F TERIDIAN Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More

获取价格

73S1217F-68IM/F TERIDIAN Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More

获取价格

73S1217F-IMR/F TERIDIAN Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More

获取价格

73S13B QUARTZCOM -20 ~ +70 °C commercia l application -30 ~ +7

获取价格

73S8004R-ILF TERIDIAN Microprocessor Circuit, PDSO28,

获取价格

73S8004R-ILF TDK Microprocessor Circuit, PDSO28,

获取价格