Datasheet > 72841L15TF

72841L15TF

更新时间： 2023-02-26 13:33:27

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
16页	339K
描述
TQFP-64, Tray

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72841L15TF 数据手册

IDT72801/728211/72821/72831/72841/72851 DUAL CMOS SyncFIFO^TM

DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9

COMMERCIAL AND INDUSTRIAL

TEMPERATURERANGES

ACELECTRICALCHARACTERISTICS

(Commercial: VCC = 5V ± 10%, TA = 0°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C)

Com'l &

(1)

Commercial

Ind'l

IDT72801L10

IDT72811L10

IDT72821L10

IDT72831L10

IDT72841L10

IDT72851L10

IDT72801L15

IDT72811L15

IDT72821L15

IDT72831L15

IDT72841L15

IDT72851L15

IDT72801L25

IDT72811L25

IDT72821L25

IDT72831L25

IDT72841L25

IDT72851L25

Symbol

Parameter

Clock Cycle Frequency

Data Access Time

Min

Max.

100

6.5

—

Min

Max.

Min

Max.

Unit

MHz

—

66.7

—

tCLK

tCLKH

tCLKL

tDS

Clock Cycle Time

4.5

Clock High Time

—

Clock Low Time

—

Data Setup Time

—

tDH

Data Hold Time

0.5

—

tENS

tENH

tRS

Enable Setup Time

—

Enable Hold Time

0.5

—

Reset Pulse Width⁽²⁾

—

tRSS

tRSR

tRSF

tOLZ

tOE

Reset Setup Time

—

Reset Recovery Time

Reset to Flag Time and Output Time

Output Enable to Output in Low-Z⁽³⁾

Output Enable to Output Valid

Output Enable to Output in High-Z⁽³⁾

Write Clock to Full Flag

Read Clock to Empty Flag

—

tOHZ

tWFF

tREF

tPAF

—

6.5

—

Write Clock to Programmable

Almost-Full Flag

tPAE

Read Clock to Programmable

Almost-Empty Flag

—

6.5

—

tSKEW1

tSKEW2

Skew Time Between Read Clock and

Write Clock for Empty Flag and Full Flag

Skew Time Between Read Clock and Write

Clock for Programmable Almost-Empty Flag

and Programmable Almost-Full Flag

—

NOTES:

1. Industrial temperature range product for 15ns and 25ns speed grade are available as a standard device.

2. Pulse widths less than minimum values are not allowed.

3. Values guaranteed by design, not currently tested.

1.1K

D.U.T.

AC TEST CONDITIONS

30pF*

In Pulse Levels

GND to 3.0V

3ns

680Ω

InputRise/FallTimes

InputTimingReferenceLevels

OutputReferenceLevels

OutputLoad

1.5V

3034 drw 03

1.5V

or equivalent circuit

SeeFigure1

Figure 1. Output Load

*Includesjigandscopecapacitances.

MARCH 2013

1 2 3 456 7 8...16

中文翻译

下载PDF

与72841L15TF相关器件

型号	品牌	描述	获取价格	数据表
72841L15TFG	IDT	DUAL CMOS SyncFIFO	获取价格
72841L15TFG8	IDT	DUAL CMOS SyncFIFO	获取价格
72841L15TFGI	IDT	DUAL CMOS SyncFIFO	获取价格
72841L15TFGI8	IDT	DUAL CMOS SyncFIFO	获取价格
72841L25PF	IDT	TQFP-64, Tray	获取价格
72841L25PF8	IDT	TQFP-64, Reel	获取价格