Datasheet > 72615L50PF

72615L50PF

更新时间： 2025-09-24 19:15:15

品牌	Logo	应用领域
瑞萨 - RENESAS		存储
页数	文件大小	规格书
18页	455K
描述
存储容量(Mb):18K（512 x 18 x 2）;内存数据长度(bit):512 ;字编码数(k):512 ;元器件封装:64-TQFP;

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72615L50PF 数据手册

CMOS SyncBiFIFO^TM

256 x 18 x 2

512 x 18 x 2

IDT72605

IDT72615

OBSOLETE PARTS

DESCRIPTION:

FEATURES:

• Two independent FIFO memories for fully bidirectional data

The IDT72605 and IDT72615 are very high-speed, low-power bidirec-

tionalFirst-In,First-Out(FIFO)memories,withsynchronousinterfaceforfast

readandwritecycletimes. TheSyncBiFIFO™isadatabufferthatcanstore

orretrieveinformationfromtwosourcessimultaneously.TwoDual-PortFIFO

memory arrays are contained in the SyncBiFIFO; one data buffer for each

direction.

transfers

• 256 x 18 x 2 organization (IDT72605)

• 512 x 18 x 2 organization (IDT72615)

• Synchronous interface for fast (20ns) read and write cycle times

• Each data port has an independent clock and read/write control

The SyncBiFIFO has registers on all inputs and outputs. Data is only

transferred into the I/O registers on clock edges, hence the interfaces are

synchronous. EachPorthasitsownindependentclock.Datatransferstothe

I/Oregistersaregatedbytheenablesignals. Thetransferdirectionforeach

portiscontrolledindependentlybyaread/writesignal. Individualoutputenable

signals control whether the SyncBiFIFO is driving the data lines of a port or

whetherthosedatalinesareinahigh-impedancestate.

• Output enable is provided on each port as a three-state control

of the data bus

• Built-in bypass path for direct data transfer between two ports

• Two fixed flags, Empty and Full, for both the A-to-B and the B-

to-A FIFO

• Programmable flag offset can be set to any depth in the FIFO

Bypass control allows data to be directly transferred from input to output

registerineitherdirection.

• The synchronous BiFIFO is packaged in a 64-pin TQFP (Thin

TheSyncBiFIFOhaseightflags.TheflagpinsareFull,Empty,Almost-Full,

andAlmost-EmptyforbothFIFOmemories.TheoffsetdepthsoftheAlmost-Full

andAlmost-Emptyflagscanbeprogrammedtoanylocation.

TheSyncBiFIFOisfabricatedusingIDT’shigh-speed,submicronCMOS

technology.

Quad Flatpack) and 68-pin PLCC

• Industrial temperature range (–40°C to +85°C)

• Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAM

DA0-DA17

R/WA

HIGH

CONTROL

OEA

INPUT REGISTER

OUTPUT REGISTER

MUX

CLK

RESET

LOGIC

A²

μP

A¹

INTERFACE

EFAB

PAEAB

PAFAB

FFAB

MEMORY

ARRAY

512 x 18

256 x 18

EFBA

FLAG

LOGIC

FLAG

LOGIC

ARRAY

512 x 18

256 x 18

PAEBA

PAFBA

FFBA

POWER

SUPPLY

GND

MUX

OUTPUT REGISTER

INPUT REGISTER

CLKB

HIGH

CONTROL

R/W

2704 drw 01

BYPB

DB0-DB17

FEBRUARY 2009

INDUSTRIAL TEMPERATURE RANGE

DSC-2704/10

12 3 4 5 6 7...18

中文翻译

下载PDF

与72615L50PF相关器件

型号	品牌	获取价格	描述	数据表
72615L50PF8	RENESAS	获取价格	存储容量(Mb):18K（512 x 18 x 2）;内存数据长度(bit):512 ;字
72615L50PFI	IDT	获取价格	Bi-Directional FIFO, 1KX18, 25ns, Synchronous, CMOS, PQFP64, TQFP-64
72616	VISHAY	获取价格	P-Channel 20-V (D-S) MOSFET
72616-50	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
72616-E	MOLEX	获取价格	Barrier Strip Terminal Block
72616-F	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
72616-M	MOLEX	获取价格	Barrier Strip Terminal Block
72617-49	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
72617-E	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
72617-M	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)

产品中心

服务支持

精选活动

关于我们

帮助中心

72615L50PF

72615L50PF 数据手册

与72615L50PF相关器件

与72615L50PF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72615L50PF

72615L50PF 数据手册

与72615L50PF相关器件

与72615L50PF相关文章

您还可以找

您在本页遇到什么问题？