Datasheet > 72225LB15PFI9

72225LB15PFI9

更新时间： 2024-01-16 21:58:27

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
16页	181K
描述
FIFO, 1KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

72225LB15PFI9 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	PLASTIC, TQFP-64	针数：	64
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.32.00.71	风险等级：	5.4
最长访问时间：	10 ns	周期时间：	15 ns
JESD-30 代码：	S-PQFP-G64	JESD-609代码：	e0
长度：	14 mm	内存密度：	18432 bit
内存宽度：	18	湿度敏感等级：	3
功能数量：	1	端子数量：	64
字数：	1024 words	字数代码：	1000
工作模式：	SYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	1KX18
可输出：	YES	封装主体材料：	PLASTIC/EPOXY
封装代码：	LQFP	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	240	认证状态：	Not Qualified
座面最大高度：	1.6 mm	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	TIN LEAD
端子形式：	GULL WING	端子节距：	0.8 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	20
宽度：	14 mm	Base Number Matches：	1

72225LB15PFI9 数据手册

IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO™

256 x 18-BIT, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18

Commercial And Industrial Temperature Ranges

IDT72205LB

IDT72215LB

IDT72225LB

IDT72235LB

IDT72245LB

CMOS SyncFIFO™

256 x 18, 512 x 18, 1,024 x 18,

2,048 x 18 and 4,096 x 18

Integrated Device Technology, Inc.

are applicable for a wide variety of data buffering needs, such

as optical disk controllers, Local Area Networks (LANs), and

interprocessor communication.

FEATURES:

• 256 x 18-bit organization array (IDT72205LB)

• 512 x 18-bit organization array (IDT72215LB)

• 1,024 x 18-bit organization array (IDT72225LB)

• 2,048 x 18-bit organization array (IDT72235LB)

• 4,096 x 18-bit organization array (IDT72245LB)

• 10 ns read/write cycle time

• Empty and Full flags signal FIFO status

• Easily expandable in depth and width

• Asynchronous or coincident read and write clocks

• Programmable Almost-Empty and Almost-Full flags with

default settings

These FIFOs have 18-bit input and output ports. The input

port is controlled by a free-running clock (WCLK), and an input

enable pin (WEN). Data is read into the synchronous FIFO on

everyclockwhenWEN isasserted.Theoutputportiscontrolled

byanotherclockpin(RCLK)andanotherenablepin(REN).The

read clock can be tied to the write clock for single clock

operation or the two clocks can run asynchronous of one

another for dual-clock operation. An Output Enable pin (OE) is

provided on the read port for three-state control of the output.

ThesynchronousFIFOshavetwofixedflags,Empty(EF)and

Full (FF), and two programmable flags, Almost-Empty (PAE)

and Almost-Full (PAF). The offset loading of the programmable

flags is controlled by a simple state machine, and is initiated by

asserting the Load pin (LD). A Half-Full flag (HF) is available

when the FIFO is used in a single device configuration.

These devices are depth expandable using a Daisy-Chain

technique. The XI and XO pins are used to expand the FIFOs.

In depth expansion configuration, FL is grounded on the first

deviceandsettoHIGHforallotherdevicesintheDaisyChain.

TheIDT72205LB/72215LB/72225LB/72235LB/72245LBis

fabricated using IDT’s high-speed submicron CMOS technol-

ogy.

• Half-Full flag capability

• Dual-Port zero fall-through time architecture

• Output enable puts output data bus in high-impedance

state

• High-performance submicron CMOS technology

• Available in a 64-lead thin quad flatpack (TQFP/STQFP)

and plastic leaded chip carrier (PLCC)

• Industrial temperature range (–40^°C to +85^°C) is available

DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB

are very high-speed, low-power First-In, First-Out (FIFO)

memories with clocked read and write controls. These FIFOs

FUNCTIONAL BLOCK DIAGRAM

WCLK

D0-D17

INPUT REGISTER

OFFSET REGISTER

FLAG

WRITE CONTROL

LOGIC

•

LOGIC

RAM ARRAY

256 x 18, 512 x 18

1,024 x 18, 2,048 x 18

4,096 x 18

)

READ POINTER

WRITE POINTER

•

READ CONTROL

LOGIC

EXPANSION LOGIC

(

OUTPUT REGISTER

RESET LOGIC

2766 drw 01

RCLK

Q0-Q17

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MAY 2000

DSC-2766/-

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

12 3 4 5 6 7...16

下载PDF

与72225LB15PFI9相关器件

型号	品牌	描述	获取价格	数据表
72225LB15TFG	IDT	CMOS SyncFIFO	获取价格
72225LB15TFG8	IDT	CMOS SyncFIFO	获取价格
72225LB15TFGI	IDT	CMOS SyncFIFO	获取价格
72225LB15TFGI8	IDT	CMOS SyncFIFO	获取价格
72225LB15TFI9	IDT	FIFO, 1KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, STQFP-64	获取价格
72225LB20G	IDT	FIFO, 1KX18, 12ns, Synchronous, CMOS, CPGA68	获取价格

与72225LB15PFI9相关文章

STM32H743技术深度剖析与应用案例探索
2024-05-30

5
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

3
74HC14芯片资料介绍：性能特性分析、引脚介绍
2024-05-30

4
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
2024-05-30

2

产品中心

服务支持

精选活动

关于我们

帮助中心

72225LB15PFI9

72225LB15PFI9 技术参数

72225LB15PFI9 数据手册

与72225LB15PFI9相关器件

与72225LB15PFI9相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72225LB15PFI9

72225LB15PFI9 技术参数

72225LB15PFI9 数据手册

与72225LB15PFI9相关器件

与72225LB15PFI9相关文章

您还可以找

您在本页遇到什么问题？