Datasheet > 7201LA20P

7201LA20P

更新时间： 2023-05-15 00:00:00

品牌	Logo	应用领域
艾迪悌 - IDT		光电二极管
页数	文件大小	规格书
14页	305K
描述
PDIP-28, Tube

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

7201LA20P 数据手册

CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9 and 1,024 x 9

IDT7200L

IDT7201LA

IDT7202LA

•

Industrial temperature range (–40^oC to +85^oC) is available

(plastic packages only)

Green parts available, see ordering information

FEATURES:

• First-In/First-Out dual-port memory

• 256 x 9 organization (IDT7200)

• 512 x 9 organization (IDT7201)

• 1,024 x 9 organization (IDT7202)

• Low power consumption

— Active: 440mW (max.)

DESCRIPTION:

TheIDT7200/7201/7202aredual-portmemoriesthatloadandemptydata

onafirst-in/first-outbasis. ThedevicesuseFullandEmptyflagstopreventdata

overflowandunderflowandexpansionlogictoallowforunlimitedexpansion

capability in both word size and depth.

—Power-down: 28mW (max.)

• Ultra high speed—12ns access time

• Asynchronous and simultaneous read and write

• Fully expandable by both word depth and/or bit width

• 720x family is pin and functionally compatible from 256 x 9 to 64k x 9

• Status Flags: Empty, Half-Full, Full

• Auto-retransmit capability

• High-performance CEMOS™ technology

• Military product compliant to MIL-STD-883, Class B

• Standard Military Drawing #5962-87531, 5962-89666, 5962-89863

and 5962-89536 are listed on this function

• Dual versions available in the TSSOP package. For more informa-

tion, see IDT7280/7281/7282 data sheet

IDT7280 = 2 x IDT7200

The reads and writes are internally sequential through the use of ring

pointers,withnoaddressinformationrequiredtoloadandunloaddata. Data

istoggledinandoutofthedevicesthroughtheuseoftheWrite(W)andRead

(R) pins.

Thedevicesutilizea9-bitwidedataarraytoallowforcontrolandparitybits

attheuser’soption. Thisfeatureisespeciallyusefulindatacommunications

applicationswhereitisnecessarytouseaparitybitfortransmission/reception

errorchecking. ItalsofeaturesaRetransmit(RT)capabilitythatallowsforreset

of the read pointer to its initial position when RT is pulsed LOW to allow for

retransmissionfromthebeginningofdata. AHalf-FullFlagisavailableinthe

singledevicemodeandwidthexpansionmodes.

TheseFIFOsarefabricatedusinghigh-speedCMOStechnology. They

aredesignedforthoseapplicationsrequiringasynchronousandsimultaneous

read/writes in multiprocessing and rate buffer applications. Military grade

productismanufacturedincompliancewithMIL-STD-883,ClassB.

IDT7281 = 2 x IDT7201

IDT7282 = 2 x IDT7202

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

(D0-D8)

WRITE

CONTROL

RAM

ARRAY

256 x 9

WRITE

POINTER

READ

POINTER

512 x 9

1,024 x 9

THREE-

STATE

BUFFERS

DATA OUTPUTS

READ

(Q0-Q8)

RESET

LOGIC

CONTROL

FLAG

LOGIC

FL/RT

EXPANSION

2679 drw 01

XO/HF

LOGIC

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.

JUNE 2012

COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES

DSC-2679/13

12 3 4 5 6 7...14

下载PDF

7201LA20P 替代型号

型号	品牌	替代类型	描述	数据表
IDT7201LA20TDB	IDT	功能相似	CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1K x 9

与7201LA20P相关器件

型号	品牌	描述	获取价格	数据表
7201LA20PB	IDT	FIFO, 512X9, 20ns, Asynchronous, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28	获取价格
7201LA20PB8	IDT	FIFO, 512X9, 20ns, Asynchronous, CMOS, PDIP28	获取价格
7201LA20PG	IDT	FIFO, 512X9, 20ns, Asynchronous, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28	获取价格
7201LA20PGI	IDT	FIFO, 512X9, 20ns, Asynchronous, PDIP28, 0.600 INCH, PLASTIC, DIP-28	获取价格
7201LA20PI	IDT	FIFO, 512X9, 20ns, Asynchronous, PDIP28, 0.600 INCH, PLASTIC, DIP-28	获取价格
7201LA20SOG	IDT	FIFO, 512X9, 20ns, Asynchronous, CMOS, PDSO28, GREEN, SOIC-28	获取价格

与7201LA20P相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

1
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

4
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

2
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

2

产品中心

服务支持

精选活动

关于我们

帮助中心

7201LA20P

7201LA20P 数据手册

7201LA20P 替代型号

与7201LA20P相关器件

与7201LA20P相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

7201LA20P

7201LA20P 数据手册

7201LA20P 替代型号

与7201LA20P相关器件

与7201LA20P相关文章

您还可以找

您在本页遇到什么问题？