5秒后页面跳转
71V416YL12YG2 PDF预览

71V416YL12YG2

更新时间: 2024-02-09 17:58:52
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
9页 137K
描述
Standard SRAM, 256KX16, 12ns, CMOS, PDSO44

71V416YL12YG2 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:SOJ, SOJ44,.44
Reach Compliance Code:compliant风险等级:5.57
Base Number Matches:1

71V416YL12YG2 数据手册

 浏览型号71V416YL12YG2的Datasheet PDF文件第3页浏览型号71V416YL12YG2的Datasheet PDF文件第4页浏览型号71V416YL12YG2的Datasheet PDF文件第5页浏览型号71V416YL12YG2的Datasheet PDF文件第7页浏览型号71V416YL12YG2的Datasheet PDF文件第8页浏览型号71V416YL12YG2的Datasheet PDF文件第9页 
IDT71V416YS, IDT71V416YL 3.3V CMOS Static RAM  
for Automotive Applications 4 Meg (256K x 16-Bit)  
Automotive Temperature Ranges  
Timing Waveform of Read Cycle No. 2(1)  
t
RC  
ADDRESS  
OE  
t
AA  
t
OH  
(3)  
t
OHZ  
t
OE  
(3)  
t
OLZ  
CS  
(2)  
t
ACS  
(3)  
(3)  
(3)  
t
CHZ  
t
CLZ  
BLE  
,
BHE  
(2)  
t
BE  
(3)  
t
BHZ  
t
BLZ  
DATAOUT  
DATAOUT VALID  
t
PD  
t
PU  
I
CC  
V
DD  
Supply  
Current  
I
SB  
6817 drw 07  
NOTES:  
1. WE is HIGH for Read Cycle.  
2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.  
3. Transition is measured ±200mV from steady state.  
Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)  
t
WC  
ADDRESS  
CS  
t
AW  
(2)  
(5)  
(5)  
t
CW  
t
CHZ  
t
BW  
BHE  
,
BLE  
WE  
t
WR  
t
BHZ  
t
WP  
t
AS  
(5)  
t
WHZ  
(5)  
OW  
t
(3)  
DATAOUT  
DATAIN  
PREVIOUS DATA VALID  
DATA VALID  
t
DH  
DW  
t
DATAIN VALID  
6817 drw 08  
NOTES:  
1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.  
2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, tWP must be greater than or equal to tWHZ + tDW to allow the I/O drivers to turn off and data  
to be placed on the bus for the required tDW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as  
short as the specified tWP.  
3. During this period, I/O pins are in the output state, and input signals must not be applied.  
4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.  
5. Transition is measured ±200mV from steady state.  
6.462  

与71V416YL12YG2相关器件

型号 品牌 描述 获取价格 数据表
71V416YL12YG3 IDT Standard SRAM, 256KX16, 12ns, CMOS, PDSO44

获取价格

71V416YL12YGI IDT Standard SRAM, 256KX16, 12ns, CMOS, PDSO44, 0.400 INCH, ROHS COMPLIANT, PLASTIC, SOJ-44

获取价格

71V416YL12YI IDT Standard SRAM, 256KX16, 12ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, SOJ-44

获取价格

71V416YL15BEG1 IDT Standard SRAM, 256KX16, 15ns, CMOS, PBGA48

获取价格

71V416YL15BEG2 IDT Standard SRAM, 256KX16, 15ns, CMOS, PBGA48

获取价格

71V416YL15BEG4 IDT Standard SRAM, 256KX16, 15ns, CMOS, PBGA48

获取价格