Datasheet > 71V3556XSA166BGI

71V3556XSA166BGI

更新时间： 2023-04-15 00:00:00

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
28页	641K
描述
ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V3556XSA166BGI 数据手册

IDT71V3556, IDT71V3558, 128K x 36, 256K x 18, 3.3V Synchronous SRAMS with

ZBT™ Feature, 3.3V I/O, Burst Counter, and Pipelined Outputs

Commercial and Industrial Temperature Ranges

RecommendedOperating

TemperatureandSupplyVoltage

Grade

Commercial

Industrial

Temperature⁽¹⁾

0°C to +70°C

-40°C to +85°C

VDDQ

3.3V±5%

5281 tbl 05

NOTES:

1. TA is the "instant on" case temperature.

Pin Configuration - 128K x 36

100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81

I/OP3

I/O16

I/O17

I/OP2

I/O15

I/O14

VDDQ

VSS

I/O18

I/O19

I/O20

I/O21

I/O13

I/O12

I/O11

I/O10

VSS

VDDQ

I/O22

I/O9

I/O8

I/O23

(1)

VDD

(1)

SS/ZZ⁽³⁾

VSS

I/O24

I/O25

I/O7

I/O6

VDDQ

DDQ

VSS

I/O26

I/O27

I/O28

I/O29

I/O

VSS

VDDQ

I/O30

I/O31

I/OP4

I/O

I/OP1

31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

5281 drw 02

Top View

100TQFP

NOTES:

1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is ≥ VIH.

2. Pins 83 and 84 are reserved for future 8M and 16M respectively.

3. Pin 64 does not have to be connected directly to VSS as long as the input voltage is ≤ VIL; on the latest die revision this

pin supports ZZ (sleep mode).

6.42

1 2 3 456 7 8...28

下载PDF

与71V3556XSA166BGI相关器件

型号	品牌	描述	获取价格	数据表
71V3556XSA166BGI8	IDT	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA119	获取价格
71V3556XSA166BQG8	IDT	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA165	获取价格
71V3556XSA166BQGI8	IDT	ZBT SRAM, 128KX36, 3.5ns, CMOS, PBGA165	获取价格
71V3556XSA200BG	IDT	ZBT SRAM, 128KX36, 3.2ns, CMOS, PBGA119	获取价格
71V3557	RENESAS	3.3V 128Kx36 ZBT Synchronous Flow-Through SRAM with 3.3V I/O	获取价格
71V3557S75BG	IDT	PBGA-119, Tray	获取价格