5秒后页面跳转
71342LA20PFG PDF预览

71342LA20PFG

更新时间: 2024-02-12 07:34:14
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
14页 318K
描述
HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM

71342LA20PFG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TQFP
包装说明:LQFP, QFP64,.66SQ,32针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.38
Samacsys Description:TQFP 14.0 X 14.0 X 1.4 MM最长访问时间:20 ns
其他特性:SEMAPHORE; AUTOMATIC POWER-DOWN; BATTERY BACKUPI/O 类型:COMMON
JESD-30 代码:S-PQFP-G64JESD-609代码:e3
长度:14 mm内存密度:32768 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端口数量:2端子数量:64
字数:4096 words字数代码:4000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP64,.66SQ,32
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.0015 A
最小待机电流:2 V子类别:SRAMs
最大压摆率:0.24 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:14 mmBase Number Matches:1

71342LA20PFG 数据手册

 浏览型号71342LA20PFG的Datasheet PDF文件第4页浏览型号71342LA20PFG的Datasheet PDF文件第5页浏览型号71342LA20PFG的Datasheet PDF文件第6页浏览型号71342LA20PFG的Datasheet PDF文件第8页浏览型号71342LA20PFG的Datasheet PDF文件第9页浏览型号71342LA20PFG的Datasheet PDF文件第10页 
IDT71342SA/LA  
High-Speed 4K x 8 Dual-Port Static RAM with Semaphore  
Industrial and Commercial Temperature Ranges  
Timing Waveform of Read Cycle No. 1, Either Side(1,2,4)  
tRC  
ADDRESS  
t
AA or tSAA  
tOH  
tOH  
DATAOUT  
PREVIOUS DATA VALID  
DATA VALID  
2721 drw 07  
Timing Waveform of Read Cycle No. 2, Either Side(1,3)  
t
SOP  
tACE  
CE or SEM (5)  
(2)  
(4)  
AOE  
tSOP  
t
tHZ  
OE  
(2)  
(1)  
tHZ  
tLZ  
DATAOUT  
VALID DATA(4)  
(1)  
t
LZ  
tPU  
tPD  
I
CC  
CURRENT  
50%  
50%  
I
SB  
2721 drw 08  
NOTES:  
1. Timing depends on which signal is asserted last, OE or CE.  
2. Timing depends on which signal is de-asserted first, OE or CE.  
3. R/W = VIH and OE = VIL, unless otherwise noted.  
4. Start of valid data depends on which timing becomes effective last; tAOE, tACE, or tAA  
5. To access SRAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. tAA is for SRAM Address Access and tSAA is for Semaphore Address Access.  
Timing Waveform of Write with Port-to-Port Read(2,3)  
tWC  
ADDR "A"  
MATCH  
tWP  
(1)  
R/W "A"  
tDH  
tDW  
DATAIN "A"  
ADDR "B"  
VALID  
MATCH  
tWDD  
VALID  
DATAOUT "B"  
tDDD  
2721 drw 09  
NOTES:  
1. Write cycle parameters should be adhered to, in order to ensure proper writing.  
2. CEL = CER = VIL. CE"B" = VIL.  
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".  
7
6.42  

与71342LA20PFG相关器件

型号 品牌 描述 获取价格 数据表
71342LA20PFG8 IDT HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM

获取价格

71342LA20PFGI IDT HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM

获取价格

71342LA20PFGI8 IDT HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM

获取价格

71342LA25JG IDT Dual-Port SRAM, 4KX8, 25ns, CMOS, PQCC52, 0.790 X 0.790 INCH, 0.170 INCH HEIGHT, GREEN, PL

获取价格

71342LA25JG8 IDT 暂无描述

获取价格

71342LA25JGI IDT HIGH SPEED 4K X 8 DUAL-PORT STATIC RAM

获取价格