5秒后页面跳转
7133LA55PFI PDF预览

7133LA55PFI

更新时间: 2023-01-02 23:40:58
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
16页 137K
描述
Dual-Port SRAM, 2KX16, 55ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100

7133LA55PFI 数据手册

 浏览型号7133LA55PFI的Datasheet PDF文件第10页浏览型号7133LA55PFI的Datasheet PDF文件第11页浏览型号7133LA55PFI的Datasheet PDF文件第12页浏览型号7133LA55PFI的Datasheet PDF文件第14页浏览型号7133LA55PFI的Datasheet PDF文件第15页浏览型号7133LA55PFI的Datasheet PDF文件第16页 
IDT7133SA/LA,IDT7143SA/LA  
High-Speed 2K x 16 Dual-Port RAM  
Military, Industrial and Commercial Temperature Ranges  
Timing Waveform of BUSY Arbitration Controlled by CE Timing(1)  
ADDR"A" AND "B"  
ADDRESSES MATCH  
CE"A"  
(2)  
APS  
t
CE"B"  
t
BAC  
tBDC  
BUSY"B"  
2746 drw 13  
Timing Waveform of BUSY Arbitration Controlled by Addresses(1)  
tRC  
tWC  
OR  
ADDR "A"  
ADDR "B"  
BUSY "B"  
ADDRESSES MATCH  
ADDRESSES DO NOT MATCH  
(2)  
tAPS  
tBAA  
tBDA  
2746 drw 14  
NOTES:  
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".  
2. If tAPS is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted  
(IDT7133 only).  
13  
6.42  

与7133LA55PFI相关器件

型号 品牌 描述 获取价格 数据表
7133LA55PN IDT Multi-Port SRAM, 2KX16, 55ns, CMOS, PQFP100

获取价格

7133LA70J IDT PLCC-68, Tube

获取价格

7133LA70JB IDT Dual-Port SRAM, 2KX16, 70ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC,

获取价格

7133LA70PFB IDT Dual-Port SRAM, 2KX16, 70ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100

获取价格

7133LA70PN IDT Multi-Port SRAM, 2KX16, 70ns, CMOS, PQFP100

获取价格

7133LA90F IDT Dual-Port SRAM, 2KX16, 90ns, CMOS, CQFP68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, FP-68

获取价格