5秒后页面跳转
7133LA25PF8 PDF预览

7133LA25PF8

更新时间: 2024-02-01 17:07:43
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
17页 311K
描述
TQFP-100, Reel

7133LA25PF8 技术参数

生命周期:Active包装说明:QFP,
Reach Compliance Code:compliant风险等级:5.59
Is Samacsys:N最长访问时间:90 ns
JESD-30 代码:S-PQFP-G100内存密度:32768 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:16
功能数量:1端子数量:100
字数:2048 words字数代码:2000
工作模式:ASYNCHRONOUS最高工作温度:125 °C
最低工作温度:-55 °C组织:2KX16
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:SQUARE封装形式:FLATPACK
并行/串行:PARALLEL筛选级别:MIL-PRF-38535
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:GULL WING端子位置:QUAD
Base Number Matches:1

7133LA25PF8 数据手册

 浏览型号7133LA25PF8的Datasheet PDF文件第4页浏览型号7133LA25PF8的Datasheet PDF文件第5页浏览型号7133LA25PF8的Datasheet PDF文件第6页浏览型号7133LA25PF8的Datasheet PDF文件第8页浏览型号7133LA25PF8的Datasheet PDF文件第9页浏览型号7133LA25PF8的Datasheet PDF文件第10页 
IDT7133SA/LA,IDT7143SA/LA  
High-Speed 2K x 16 Dual-Port RAM  
Military, Industrial and Commercial Temperature Ranges  
AC Electrical Characteristics Over the  
OperatingTemperatureandSupplyVoltage(3)  
7133X20  
7133X25  
7143X25  
Com'l & Ind  
7133X35  
7143X35  
Com'l  
7143X20  
Com'l Only  
& Military  
Symbol  
Parameter  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Unit  
READ CYCLE  
____  
____  
____  
t
RC  
AA  
ACE  
AOE  
OH  
LZ  
HZ  
PU  
PD  
Read Cycle Time  
20  
25  
35  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
____  
____  
____  
t
Address Access Time  
20  
20  
25  
25  
35  
35  
____  
____  
____  
____  
____  
____  
t
Chip Enable Access Time  
t
Output Enable Access Time  
Output Hold from Address Change  
Output Low-Z Time(1,2)  
12  
15  
20  
____  
____  
____  
t
0
0
0
____  
____  
____  
t
0
0
0
Output High-Z Time(1,2)  
12  
15  
20  
____  
____  
____  
t
t
Chip Enable to Power Up Time(2)  
Chip Disable to Power Down Time(2)  
0
0
0
____  
____  
____  
____  
____  
____  
t
20  
50  
50  
ns  
2746 tbl 10a  
7133X45  
7133X55  
7143X55  
Com'l, Ind  
& Military  
7133X70/90  
7143X45  
7143X70/90  
Com'l &  
Military  
Com'l Only  
Symbol  
READ CYCLE  
Parameter  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Unit  
____  
____  
____  
t
RC  
AA  
ACE  
AOE  
OH  
LZ  
HZ  
PU  
PD  
Read Cycle Time  
45  
55  
70/90  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
____  
____  
____  
t
Address Access Time  
45  
45  
55  
55  
70/90  
70/90  
____  
____  
____  
____  
____  
____  
t
Chip Enable Access Time  
Output Enable Access Time  
Output Hold from Address Change  
Output Low-Z Time(1,2)  
t
25  
30  
40/40  
____  
____  
____  
t
0
0
0/0  
____  
____  
____  
t
0
5
5/5  
Output High-Z Time(1,2)  
20  
20  
25/25  
____  
____  
____  
t
t
Chip Enable to Power Up Time(2)  
Chip Disable to Power Down Time (2)  
0
0
0/0  
____  
____  
____  
____  
____  
____  
t
50  
50  
50/50  
ns  
2746 tbl 10b  
NOTES:  
1. Transition is measured 0mV fromLow or High-impedance voltage with load (Figure 2).  
2. This parameter is guaranteed by device characterization, but is not production tested.  
3. 'X' in part number indicates power rating (SA or LA).  
7
6.42  

与7133LA25PF8相关器件

型号 品牌 描述 获取价格 数据表
7133LA25PN IDT Multi-Port SRAM, 2KX16, 25ns, CMOS, PQFP100

获取价格

7133LA35GI IDT Dual-Port SRAM, 2KX16, 35ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC,

获取价格

7133LA35JI IDT Dual-Port SRAM, 2KX16, 35ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC,

获取价格

7133LA45JB IDT Dual-Port SRAM, 2KX16, 45ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC,

获取价格

7133LA45PF IDT Dual-Port SRAM, 2KX16, 45ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100

获取价格

7133LA45PN IDT Multi-Port SRAM, 2KX16, 45ns, CMOS, PQFP100

获取价格