5秒后页面跳转
70V9159L9PFG PDF预览

70V9159L9PFG

更新时间: 2022-12-29 20:46:23
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
16页 205K
描述
HIGH-SPEED 3.3V SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

70V9159L9PFG 数据手册

 浏览型号70V9159L9PFG的Datasheet PDF文件第10页浏览型号70V9159L9PFG的Datasheet PDF文件第11页浏览型号70V9159L9PFG的Datasheet PDF文件第12页浏览型号70V9159L9PFG的Datasheet PDF文件第13页浏览型号70V9159L9PFG的Datasheet PDF文件第15页浏览型号70V9159L9PFG的Datasheet PDF文件第16页 
IDT70V9169/59L  
High-Speed 3.3V 16/8K x 9 Dual-Port Synchronous Pipelined Static RAM  
Industrial and Commercial Temperature Ranges  
Timing Waveform of Write with Address Counter Advance  
(Flow-Through or Pipelined Outputs)(1)  
t
CYC2  
tCH2  
tCL2  
CLK  
tSA  
tHA  
ADDRESS  
An  
INTERNAL(3)  
ADDRESS  
An(7)  
An + 4  
An + 2  
An + 1  
An + 3  
tSAD tHAD  
ADS  
CNTEN  
tSD tHD  
Dn + 4  
Dn + 1  
Dn + 3  
Dn  
Dn + 1  
Dn + 2  
DATAIN  
WRITE  
EXTERNAL  
ADDRESS  
WRITE  
WITH COUNTER  
WRITE  
COUNTER HOLD  
WRITE WITH COUNTER  
5655 drw 17  
Timing Waveform of Counter Reset (Pipelined Outputs)(2)  
t
CYC2  
tCH2  
tCL2  
CLK  
tSA tHA  
ADDRESS(4)  
An + 2  
An  
An + 1  
INTERNAL(3)  
ADDRESS  
Ax(6)  
0
An + 1  
1
An  
t
SW tHW  
R/W  
ADS  
CNTEN  
tSRST  
tHRST  
CNTRST  
t
SD  
t
HD  
D0  
DATAIN  
(5)  
Qn  
Q1  
Q0  
DATAOUT  
.
COUNTER(6)  
RESET  
WRITE  
ADDRESS 0  
READ  
ADDRESS 0  
READ  
ADDRESS n  
READ  
ADDRESS n+1  
READ  
ADDRESS 1  
NOTES:  
1. CE0 and R/W = VIL; CE1 and CNTRST = VIH.  
CE0 = VIL; CE1 = VIH.  
5655 drw 18  
2.  
3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.  
4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.  
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.  
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDR0 will be accessed. Extra cycles  
are shown here simply for clarification.  
7. CNTEN = VIL advances Internal Address from ‘An’ to ‘An +1’. The transition shown indicates the time required for the counter to advance.  
The ‘An +1’ Address is written to during this cycle.  
6.1442  

与70V9159L9PFG相关器件

型号 品牌 描述 获取价格 数据表
70V9159L9PFG8 IDT HIGH-SPEED 3.3V SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

获取价格

70V9159L9PFGI IDT HIGH-SPEED 3.3V SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

获取价格

70V9159L9PFGI8 IDT HIGH-SPEED 3.3V SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

获取价格

70V9169L6BFG IDT HIGH-SPEED 3.3V SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

获取价格

70V9169L6BFG8 IDT HIGH-SPEED 3.3V SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

获取价格

70V9169L6BFGI IDT HIGH-SPEED 3.3V SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

获取价格