IDT70V7599S
High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Pin Configuration(1,2,3,4) (con't.)
70V7599BC
BC256(5)
256-Pin BGA
Top View(6)
A1
A2
A3
A6
A7
A8
A9
A11
A12
A13
A14
A4
A5
A10
A15
A16
NC
TDI
NC
BA0L
A
8L
9L
7L
BE2L CE1L
CNTEN
L
A
5L
4L
A
2L
A
0L
NC
BA3L
OE
L
NC
NC
B1
B2
B3
B6
B7
B9
B11
B12
B13
B4
B5
B8
B10
B14
B15
B16
I/O18L NC TDO
BA1L
A
CE0L
REPEAT
L
A
A
1L
NC BA4L
BE3L
R/W
L
VDD I/O17L NC
C1
C5
C6
C2
C3
C4
C7
C8
C9
C10
C11
C12
C13
C16
C14
C15
I/O18R
BA2L
A10L
I/O19L
V
SS BA5L
A
BE1L BE0L CLK
L
ADS
L
A6L
A
3L
I/O16L
OPT
L
I/O17R
D1
D2
D6
D9
D11
D3
D5
D7
D8
D10
D12
D13
D14
D15
D16
D4
I/O20R I/O19R
DDQL VDDQL
VDDQL
VDDQR
I/O20L
V
L
V
DDQR
VDDQR
V
DDQL
V
DDQR
VDD I/O15R I/O15L I/O16R
PL/FT
E5
E6
E7
E8
E9
E10
E11
E12 E13
E1
E2
E3
E4
E14
E16
E15
V
DD
V
DD
SS
SS
SS
V
SS
V
SS
SS
SS
SS
V
SS
SS
SS
SS
V
SS
V
DD
V
DD
V
DDQR
I/O13L
I/O21R I/O21L I/O22L
V
DDQL
I/O14R
I/O14L
F7
F5
F6
F9
F10
F1
F2
F3
F11
F13
F14
F15
F16
F8
F12
F4
V
SS
I/O23L I/O22R I/O23R
V
DD
V
V
V
SS
I/O12R I/O13R I/O12L
DDQR
VSS
V
VDDQL
V
VDD
G1
G2
G3
G5
H5
G4
G6
G8
G9
G14
G15
G16
G7
G10
G12
G13
G11
I/O24R
V
SS
I/O24L
V
DDQR
V
V
V
I/O25L
I/O10L I/O11L I/O11R
H16
VSS
VSS
V
SS
V
DDQL
VSS
H11
H12
H13
H7
H8
H9
H10
H14
H15
H6
H3
H4
H1
H2
V
SS
V
SS
I/O10R
V
DDQL
I/O9R IO9L
V
SS
V
V
V
SS
I/O26R
V
DDQR
V
SS
SS
SS
V
I/O26L I/O25R
J1
J2
J3
J4
J5
J6
J7
J8
J9
J13
J10
J11
J12
J14
J15
J16
I/O27L
V
I/O28R I/O27R
VDDQL
V
SS
VSS
VSS
V
SS
V
DDQR
VSS
VSS
V
SS
I/O8R
I/O7R I/O8L
K6
K8
K10
K12
K13
K2
K4
K5
K7
K9
K11
K15
K16
K1
K3
K14
V
SS
VSS
V
SS
SS
VSS
V
DDQR
I/O29L
V
DDQL
V
V
SS
SS
SS
V
SS
VSS
I/O6L I/O7L
I/O29R
I/O28L
I/O6R
L7
L8
L11
L12
L13
L5
L6
L9
L10
L3
L4
L15
L16
L1
L2
L14
V
VSS
VSS
V
DD
V
DDQL
I/O30R
VDDQR
V
DD
V
SS
V
SS
V
I/O4R I/O5R
I/O30L I/O31R
I/O5L
M5
M6
M7
M8
M9
M10
M11
M12
M13
M1
M2
M3
M4
M16
M14
M15
V
DD
V
DD
V
V
SS
V
SS
VSS
VDD
VDD
V
DDQL
I/O32R I/O32L I/O31L
V
DDQR
I/O4L
I/O3R I/O3L
N8
N12
N13
N16
N5
N6
DDQR
N7
DDQL
N9
N10
N11
N4
N15
N1
N2
N3
N14
V
DDQL
VDDQL
I/O2R
I/O1R
VDD
PL/FT
R
V
DDQR
V
V
V
DDQR
V
DDQR
V
DDQL
I/O33L I/O34R I/O33R
I/O2L
P1
P2
P3
P4
P5
P7
P8
P9
P10
P11
P12
P14
P15
P16
P6
P13
I/O35R I/O34L TMS BA5R BA2R
A
7R BE1R BE0R CLK
R
ADS
R
A
6R
I/O0L I/O0R I/O1L
A
10R
A3R
R5
R6
R7
R8
R9
R10
R11
R16
R1
R2
R3
R4
R12
R13
R14
R15
BA4R BA1R
A9R
BE3R CE0R R/W
R
REPEAT
R
NC
I/O35L NC TRST NC
A4R
A1R OPTR
NC
T2
T3
T1
T4
T5
T8
T9
T15
T16
T6
T7
T10
T11
T12
T13
2R
T14
TCK
NC
NC
NC BA3R
BE2R CE1R
NC
NC
BA0R
A
8R
OE
R
CNTEN
R
A
5R
A
A
0R
5626 drw 02d
NOTES:
1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is
set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
6.42
3