5秒后页面跳转
5P49V5901A045NLGI8 PDF预览

5P49V5901A045NLGI8

更新时间: 2024-02-01 20:31:49
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
37页 435K
描述
Clock Generator, PQCC24

5P49V5901A045NLGI8 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.84
JESD-30 代码:S-PQCC-N24端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QCCN
封装等效代码:LCC24,.16SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER电源:1.8/3.3 V
认证状态:Not Qualified子类别:Clock Generators
最大压摆率:47 mA表面贴装:YES
温度等级:INDUSTRIAL端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
Base Number Matches:1

5P49V5901A045NLGI8 数据手册

 浏览型号5P49V5901A045NLGI8的Datasheet PDF文件第2页浏览型号5P49V5901A045NLGI8的Datasheet PDF文件第3页浏览型号5P49V5901A045NLGI8的Datasheet PDF文件第4页浏览型号5P49V5901A045NLGI8的Datasheet PDF文件第6页浏览型号5P49V5901A045NLGI8的Datasheet PDF文件第7页浏览型号5P49V5901A045NLGI8的Datasheet PDF文件第8页 
5P49V5901A DATASHEET  
If OUT0_SEL_I2CB was 0 at POR, alternate configurations  
can only be loaded via the I2C interface.  
PLL Features and Descriptions  
Spread Spectrum  
Table 4: Input Clock Select  
Input clock select. Selects the active input reference source in  
manual switchover mode.  
0 = XIN/REF, XOUT (default)  
1 = CLKIN, CLKINB  
To help reduce electromagnetic interference (EMI), the  
5P49V5901A supports spread spectrum modulation. The  
output clock frequencies can be modulated to spread energy  
across a broader range of frequencies, lowering system EMI.  
The 5P49V5901A implements spread spectrum using the  
Fractional-N output divide, to achieve controllable modulation  
rate and spreading magnitude. The Spread spectrum can be  
applied to any output clock, any clock frequency, and any  
spread amount from ±0.25% to ±2.5% center spread and  
-0.5% to -5% down spread.  
2
CLKSEL Polarity can be changed by I C programming as  
shown in the table below.  
PRIMSRC  
CLKSEL  
Source  
XIN/REF  
0
0
1
1
0
1
0
1
CLKIN, CLKINB  
CLKIN, CLKINB  
XIN/REF  
Table 2: Loop Filter  
PLL loop bandwidth range depends on the input reference  
frequency (Fref) and can be set between the loop bandwidth  
range as shown in the table below.  
PRIMSRC is bit 1 of Register 0x13.  
Input Reference  
Loop  
Loop  
Frequency–Fref BandwidthMin Bandwidth Max  
(MHz)  
1
(kHz)  
40  
(kHz)  
126  
350  
300  
1000  
Table 3: Configuration Table  
This table shows the SEL1, SEL0 settings to select the  
configuration stored in OTP. Four configurations can be stored  
in OTP. These can be factory programmed or user  
programmed.  
2
OUT0_SEL_I2CB SEL1 SEL0  
@ POR  
I C  
REG0:7 Config  
Access  
1
1
1
1
0
0
0
1
1
X
0
1
0
1
X
No  
No  
No  
No  
Yes  
0
0
0
0
1
0
1
2
3
I2C  
defaults  
0
X
X
Yes  
0
0
At power up time, the SEL0 and SEL1 pins must be tied to  
either the VDDD/VDDA power supply so that they ramp with  
that supply or are tied low (this is the same as floating the  
pins). This will cause the register configuration to be loaded  
that is selected according to Table 3 above. Providing that  
OUT0_SEL_I2CB was 1 at POR and OTP register 0:7=0, after  
the first 10mS of operation the levels of the SELx pins can be  
changed, either to low or to the same level as VDDD/VDDA.  
The SELx pins must be driven with a digital signal of < 300nS  
Rise/Fall time and only a single pin can be changed at a time.  
After a pin level change, the device must not be interrupted for  
at least 1ms so that the new values have time to load and take  
effect.  
REVISION F 03/10/15  
5
PROGRAMMABLE CLOCK GENERATOR  

与5P49V5901A045NLGI8相关器件

型号 品牌 获取价格 描述 数据表
5P49V5901A050NLGI IDT

获取价格

Clock Generator, PQCC24
5P49V5901A070NLGI8 IDT

获取价格

Clock Generator, PQCC24
5P49V5901A591NLGI8 IDT

获取价格

Clock Generator, PQCC24
5P49V5901A628NLGI8 IDT

获取价格

Clock Generator, PQCC24
5P49V5901A648NLGI IDT

获取价格

Clock Generator, PQCC24
5P49V5901A649NLGI8 IDT

获取价格

Clock Generator, PQCC24
5P49V5901A701NLGI IDT

获取价格

Clock Generator
5P49V5901A702NLGI IDT

获取价格

Clock Generator
5P49V5901A704NLGI IDT

获取价格

Clock Generator
5P49V5901A710NLGI IDT

获取价格

Clock Generator