5秒后页面跳转
5M1270ZT144I5N PDF预览

5M1270ZT144I5N

更新时间: 2024-01-10 05:43:39
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE可编程逻辑
页数 文件大小 规格书
30页 452K
描述
Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

5M1270ZT144I5N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:QFP
包装说明:LFQFP, QFP144,.87SQ,20针数:144
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.39.00.01风险等级:5.2
其他特性:YES最大时钟频率:201.1 MHz
系统内可编程:YESJESD-30 代码:S-PQFP-G144
JESD-609代码:e3JTAG BST:YES
长度:20 mm湿度敏感等级:3
I/O 线路数量:114宏单元数:980
端子数量:144最高工作温度:100 °C
最低工作温度:-40 °C组织:114 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP144,.87SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.8,1.2/3.3 V
可编程逻辑类型:FLASH PLD传播延迟:10 ns
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Programmable Logic Devices最大供电电压:1.89 V
最小供电电压:1.71 V标称供电电压:1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:20 mmBase Number Matches:1

5M1270ZT144I5N 数据手册

 浏览型号5M1270ZT144I5N的Datasheet PDF文件第1页浏览型号5M1270ZT144I5N的Datasheet PDF文件第3页浏览型号5M1270ZT144I5N的Datasheet PDF文件第4页浏览型号5M1270ZT144I5N的Datasheet PDF文件第5页浏览型号5M1270ZT144I5N的Datasheet PDF文件第6页浏览型号5M1270ZT144I5N的Datasheet PDF文件第7页 
3–2  
Chapter 3: DC and Switching Characteristics for MAX V Devices  
Operating Conditions  
Recommended Operating Conditions  
Table 3–2 lists recommended operating conditions for the MAX V device family.  
Table 3–2. Recommended Operating Conditions for MAX V Devices  
Symbol  
Parameter  
Conditions  
Minimum  
Maximum  
Unit  
1.8-V supply voltage for internal logic and  
in-system programming (ISP)  
VCCINT (1)  
MAX V devices  
1.71  
1.89  
V
Supply voltage for I/O buffers, 3.3-V  
operation  
3.00  
2.375  
1.71  
3.60  
2.625  
1.89  
V
V
V
V
V
Supply voltage for I/O buffers, 2.5-V  
operation  
Supply voltage for I/O buffers, 1.8-V  
operation  
VCCIO (1)  
Supply voltage for I/O buffers, 1.5-V  
operation  
1.425  
1.14  
1.575  
1.26  
Supply voltage for I/O buffers, 1.2-V  
operation  
VI  
Input voltage  
(2), (3), (4)  
–0.5  
0
4.0  
VCCIO  
85  
V
VO  
Output voltage  
V
Commercial range  
Industrial range  
Extended range (5)  
0
°C  
°C  
°C  
TJ  
Operating junction temperature  
–40  
–40  
100  
125  
Notes to Table 3–2:  
(1) MAX V device ISP and/or user flash memory (UFM) programming using JTAG or logic array is not guaranteed outside the recommended  
operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM, Altera recommends  
that you read back the UFM contents and verify it against the intended write data).  
(2) The minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods  
shorter than 20 ns.  
(3) During transitions, the inputs may overshoot to the voltages shown below based on the input duty cycle. The DC case is equivalent to 100%  
duty cycle. For more information about 5.0-V tolerance, refer to the Using MAX V Devices in Multi-Voltage Systems chapter.  
VIN  
Max. Duty Cycle  
4.0 V 100% (DC)  
4.1 V 90%  
4.2 V 50%  
4.3 V 30%  
4.4 V 17%  
4.5 V 10%  
(4) All pins, including the clock, I/O, and JTAG pins, may be driven before VCCINT and VCCIO are powered.  
(5) For the extended temperature range of 100 to 125°C, MAX V UFM programming (erase/write) is only supported using the JTAG interface. UFM  
programming using the logic array interface is not guaranteed in this range.  
MAX V Device Handbook  
May 2011 Altera Corporation  
 
 
 
 
 
 

与5M1270ZT144I5N相关器件

型号 品牌 描述 获取价格 数据表
5M1270ZT64A4N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64A5N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64C5N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64I4N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64I5N ALTERA MAX V Device Handbook

获取价格

5M12D ETC Analog IC

获取价格