5秒后页面跳转
5M1270ZT144I5N PDF预览

5M1270ZT144I5N

更新时间: 2024-01-23 15:50:48
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE可编程逻辑
页数 文件大小 规格书
30页 452K
描述
Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

5M1270ZT144I5N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:QFP
包装说明:LFQFP, QFP144,.87SQ,20针数:144
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.39.00.01风险等级:5.2
其他特性:YES最大时钟频率:201.1 MHz
系统内可编程:YESJESD-30 代码:S-PQFP-G144
JESD-609代码:e3JTAG BST:YES
长度:20 mm湿度敏感等级:3
I/O 线路数量:114宏单元数:980
端子数量:144最高工作温度:100 °C
最低工作温度:-40 °C组织:114 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP144,.87SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.8,1.2/3.3 V
可编程逻辑类型:FLASH PLD传播延迟:10 ns
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Programmable Logic Devices最大供电电压:1.89 V
最小供电电压:1.71 V标称供电电压:1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:20 mmBase Number Matches:1

5M1270ZT144I5N 数据手册

 浏览型号5M1270ZT144I5N的Datasheet PDF文件第3页浏览型号5M1270ZT144I5N的Datasheet PDF文件第4页浏览型号5M1270ZT144I5N的Datasheet PDF文件第5页浏览型号5M1270ZT144I5N的Datasheet PDF文件第7页浏览型号5M1270ZT144I5N的Datasheet PDF文件第8页浏览型号5M1270ZT144I5N的Datasheet PDF文件第9页 
3–6  
Chapter 3: DC and Switching Characteristics for MAX V Devices  
Operating Conditions  
Table 3–6. 3.3-V LVCMOS Specifications for MAX V Devices  
Symbol  
VCCIO  
Parameter  
I/O supply voltage  
Conditions  
Minimum  
3.0  
Maximum  
3.6  
Unit  
V
VIH  
VIL  
High-level input voltage  
Low-level input voltage  
1.7  
4.0  
V
–0.5  
0.8  
V
V
CCIO = 3.0,  
IOH = –0.1 mA (1)  
CCIO = 3.0,  
IOL = 0.1 mA (1)  
VOH  
High-level output voltage  
Low-level output voltage  
VCCIO – 0.2  
V
V
V
VOL  
0.2  
Note to Table 3–6:  
(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the  
MAX V Device Architecture chapter.  
Table 3–7. 2.5-V I/O Specifications for MAX V Devices  
Symbol  
VCCIO  
Parameter  
I/O supply voltage  
Conditions  
Minimum  
2.375  
1.7  
Maximum  
2.625  
4.0  
Unit  
V
VIH  
VIL  
High-level input voltage  
Low-level input voltage  
V
–0.5  
2.1  
0.7  
V
IOH = –0.1 mA (1)  
IOH = –1 mA (1)  
IOH = –2 mA (1)  
IOL = 0.1 mA (1)  
IOL = 1 mA (1)  
IOL = 2 mA (1)  
V
VOH  
High-level output voltage  
Low-level output voltage  
2.0  
V
1.7  
V
0.2  
V
VOL  
0.4  
V
0.7  
V
Note to Table 3–7:  
(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the  
MAX V Device Architecture chapter.  
Table 3–8. 1.8-V I/O Specifications for MAX V Devices  
Symbol  
VCCIO  
Parameter  
I/O supply voltage  
Conditions  
Minimum  
1.71  
Maximum  
1.89  
Unit  
V
VIH  
High-level input voltage  
Low-level input voltage  
High-level output voltage  
Low-level output voltage  
0.65 × VCCIO  
–0.3  
2.25 (2)  
0.35 × VCCIO  
V
VIL  
V
VOH  
IOH = –2 mA (1)  
IOL = 2 mA (1)  
VCCIO – 0.45  
V
VOL  
0.45  
V
Notes to Table 3–8:  
(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the  
MAX V Device Architecture chapter.  
(2) This maximum VIH reflects the JEDEC specification. The MAX V input buffer can tolerate a VIH maximum of 4.0, as specified by the VI parameter  
in Table 3–2 on page 3–2.  
MAX V Device Handbook  
May 2011 Altera Corporation  
 
 
 
 
 
 
 

与5M1270ZT144I5N相关器件

型号 品牌 描述 获取价格 数据表
5M1270ZT64A4N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64A5N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64C5N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64I4N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64I5N ALTERA MAX V Device Handbook

获取价格

5M12D ETC Analog IC

获取价格