5秒后页面跳转
5M1270ZT144A5N PDF预览

5M1270ZT144A5N

更新时间: 2024-02-24 17:02:59
品牌 Logo 应用领域
阿尔特拉 - ALTERA 开关
页数 文件大小 规格书
30页 489K
描述
3. DC and Switching Characteristics for MAX V Devices

5M1270ZT144A5N 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:QFP, QFP144,.87SQ,20Reach Compliance Code:compliant
风险等级:5.77其他特性:YES
系统内可编程:YESJESD-30 代码:S-PQFP-G144
JTAG BST:YES宏单元数:980
端子数量:144最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC
封装代码:QFP封装等效代码:QFP144,.87SQ,20
封装形状:SQUARE封装形式:FLATPACK
电源:1.8,1.2/3.3 V可编程逻辑类型:FLASH PLD
传播延迟:10 ns认证状态:Not Qualified
筛选级别:AEC-Q100子类别:Programmable Logic Devices
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
Base Number Matches:1

5M1270ZT144A5N 数据手册

 浏览型号5M1270ZT144A5N的Datasheet PDF文件第24页浏览型号5M1270ZT144A5N的Datasheet PDF文件第25页浏览型号5M1270ZT144A5N的Datasheet PDF文件第26页浏览型号5M1270ZT144A5N的Datasheet PDF文件第27页浏览型号5M1270ZT144A5N的Datasheet PDF文件第28页浏览型号5M1270ZT144A5N的Datasheet PDF文件第30页 
Chapter 3: DC and Switching Characteristics for MAX V Devices  
3–29  
Timing Model and Specifications  
JTAG Timing Specifications  
Figure 3–6 shows the timing waveform for the JTAG signals for the MAX V device  
family.  
Figure 3–6. JTAG Timing Waveform for MAX V Devices  
TMS  
TDI  
t
JCP  
t
t
JPH  
JPSU  
t
t
JCL  
JCH  
TCK  
TDO  
t
t
t
JPXZ  
JPZX  
JPCO  
t
t
JSSU  
JSH  
Signal  
to be  
Captured  
t
t
t
JSXZ  
JSZX  
JSCO  
Signal  
to be  
Driven  
Table 3–41 lists the JTAG timing parameters and values for the MAX V device family.  
Table 3–41. JTAG Timing Parameters for MAX V Devices (Part 1 of 2)  
Symbol  
Parameter  
TCKclock period for VCCIO1 = 3.3 V  
TCKclock period for VCCIO1 = 2.5 V  
TCKclock period for VCCIO1 = 1.8 V  
TCKclock period for VCCIO1 = 1.5 V  
TCKclock high time  
Min  
55.5  
62.5  
100  
143  
20  
Max  
15  
15  
15  
25  
25  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tJCP (1)  
tJCH  
tJCL  
TCK clock low time  
20  
tJPSU  
tJPH  
JTAG port setup time (2)  
8
JTAG port hold time  
10  
tJPCO  
tJPZX  
tJPXZ  
tJSSU  
tJSH  
JTAG port clock to output (2)  
JTAG port high impedance to valid output (2)  
JTAG port valid output to high impedance (2)  
Capture register setup time  
8
Capture register hold time  
10  
tJSCO  
tJSZX  
Update register clock to output  
Update register high impedance to valid output  
May 2011 Altera Corporation  
MAX V Device Handbook  

与5M1270ZT144A5N相关器件

型号 品牌 描述 获取价格 数据表
5M1270ZT144C4N INTEL Flash PLD, 8.1ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

获取价格

5M1270ZT144C5N ALTERA DC and Switching Characteristics for MAX V Devices

获取价格

5M1270ZT144C5N INTEL Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

获取价格

5M1270ZT144I5N ALTERA Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

获取价格

5M1270ZT64A4N ALTERA MAX V Device Handbook

获取价格

5M1270ZT64A5N ALTERA MAX V Device Handbook

获取价格