5秒后页面跳转
5AGXMB1H4F31I5 PDF预览

5AGXMB1H4F31I5

更新时间: 2024-01-27 23:24:37
品牌 Logo 应用领域
英特尔 - INTEL 时钟可编程逻辑
页数 文件大小 规格书
122页 2542K
描述
Field Programmable Gate Array, 622MHz, PBGA896, FBGA-896

5AGXMB1H4F31I5 技术参数

是否Rohs认证: 不符合生命周期:Active
包装说明:BGA,Reach Compliance Code:compliant
风险等级:5.29最大时钟频率:622 MHz
JESD-30 代码:S-PBGA-B896JESD-609代码:e0
长度:31 mm端子数量:896
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
座面最大高度:2.7 mm最大供电电压:1.13 V
最小供电电压:1.07 V标称供电电压:1.1 V
表面贴装:YES端子面层:TIN LEAD
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:31 mm

5AGXMB1H4F31I5 数据手册

 浏览型号5AGXMB1H4F31I5的Datasheet PDF文件第3页浏览型号5AGXMB1H4F31I5的Datasheet PDF文件第4页浏览型号5AGXMB1H4F31I5的Datasheet PDF文件第5页浏览型号5AGXMB1H4F31I5的Datasheet PDF文件第7页浏览型号5AGXMB1H4F31I5的Datasheet PDF文件第8页浏览型号5AGXMB1H4F31I5的Datasheet PDF文件第9页 
Page 6  
Electrical Characteristics  
Table 5 lists the steady-state voltage and current values expected from Arria V  
system-on-a-chip (SoC) devices with ARM®-based hard processor system (HPS).  
Power supply ramps must all be strictly monotonic, without plateaus.  
Table 5. HPS Power Supply Operating Conditions for Arria V SX and ST Devices (1)  
Symbol  
VCC_HPS  
Description  
Minimum  
1.07  
Typical  
1.1  
3.3  
3.0  
2.5  
3.3  
3.0  
2.5  
1.8  
1.5  
1.35  
1.2  
3.3  
3.0  
2.5  
1.8  
2.5  
2.5  
Maximum  
1.13  
Unit  
V
HPS Core voltage and periphery circuitry power supply  
HPS I/O pre-driver (3.3 V) power supply  
HPS I/O pre-driver (3.0 V) power supply  
HPS I/O pre-driver (2.5 V) power supply  
HPS I/O buffers (3.3 V) power supply  
HPS I/O buffers (3.0 V) power supply  
HPS I/O buffers (2.5 V) power supply  
HPS I/O buffers (1.8 V) power supply  
HPS I/O buffers (1.5 V) power supply  
3.135  
2.85  
3.465  
3.15  
V
(2)  
VCCPD_HPS  
V
2.375  
3.135  
2.85  
2.625  
3.465  
3.15  
V
V
V
2.375  
1.71  
2.625  
1.89  
V
VCCIO_HPS  
V
1.425  
1.283  
1.14  
1.575  
1.418  
1.26  
V
(3)  
HPS I/O buffers (1.35 V) power supply  
V
HPS I/O buffers (1.2 V) power supply  
V
HPS reset and clock input pins (3.3 V) power supply  
HPS reset and clock input pins (3.0 V) power supply  
HPS reset and clock input pins (2.5 V) power supply  
HPS reset and clock input pins (1.8 V) power supply  
HPS PLL analog voltage regulator power supply  
3.135  
2.85  
3.465  
3.15  
V
V
VCCRSTCLK_HPS  
2.375  
1.71  
2.625  
1.89  
V
V
VCCPLL_HPS  
2.375  
2.375  
2.625  
2.625  
V
VCC_AUX_SHARED HPS and FPGA shared auxiliary power supply  
V
Notes to Table 5:  
(1) Refer to Table 3 for the steady-state voltage values expected from the FPGA portion of the Arria V SoC devices.  
(2) VCCPD_HPS must be 2.5 V when VCCIO_HPS is 2.5, 1.8, 1.5, or 1.2 V. VCCPD_HPS must be 3.0 V when VCCIO_HPS is 3.0 V. VCCPD_HPS must be 3.3 V when  
CCIO_HPS is 3.3 V.  
(3) VCCIO_HPS 1.35 V is supported for HPS row I/O bank only.  
V
Arria V GX, GT, SX, and ST Device Datasheet  
December 2013 Altera Corporation  

与5AGXMB1H4F31I5相关器件

型号 品牌 描述 获取价格 数据表
5AGXMB1H4F35C4 INTEL Field Programmable Gate Array, 670MHz, PBGA1152, FBGA-1152

获取价格

5AGXMB1H4F35C6 INTEL Field Programmable Gate Array, 500MHz, PBGA1152, FBGA-1152

获取价格

5AGXMB1H4F35I3 INTEL Field Programmable Gate Array, 670MHz, PBGA1152, FBGA-1152

获取价格

5AGXMB1H4F40C5N INTEL Field Programmable Gate Array, 622MHz, PBGA1517, ROHS COMPLIANT, FBGA-1517

获取价格

5AGXMB1H4F40C6 INTEL Field Programmable Gate Array, 500MHz, PBGA1517, FBGA-1517

获取价格

5AGXMB1H6F31C4 INTEL Field Programmable Gate Array, 670MHz, PBGA896, FBGA-896

获取价格