SRAM
AS5C4009LL
Austin Semiconductor, Inc.
512K x 8 SRAM
PIN ASSIGNMENT
Ultra Low Power SRAM
(TopView)
AVAILABLE AS MILITARY
SPECIFICATION
• SMD 5962-956131,2
• MIL STD-8831
32-Pin DIP, 32-Pin SOJ
& 32-Pin TSOP
A18
A16
A14
A12
A7
1
2
32
Vcc
FEATURES
• Ultra Low Power with 2V Data Retention
(0.2mW MAX worst case Power-down standby)
• Fully Static, No Clocks
31 A15
30 A17
29 WE\
28 A13
3
4
• Single +5V ±10% power supply
• Easy memory expansion with CE\ and OE\ options
• All inputs and outputs are TTL-compatible
• Three state outputs
5
A6
6
27
26
A8
A9
A5
7
A4
8
25 A11
24
• Operating temperature range:
Ceramic -55oC to +125oC & -40oC to +85oC
A3
9
OE\
Plastic
-40oC to +85oC3
A2
10
11
12
13
14
15
16
23 A10
1. Not applicable to plastic package
2. Applies to CW package only.
A1
22
CE\
3. Contact factory for -55oC to +125oC
A0
21 I/08
20 I/07
19 I/06
18 I/05
17 I/04
OPTIONS
• Timing
MARKING
I/01
I/02
I/03
Vss
55ns access
70ns access
85ns access
-554
-70
-85
100ns access
• Packages
Ceramic Dip (600 mil)
Ceramic SOJ5
Plastic TSOP
-100
CW
ECJ
DG
No. 112
No. 502
No. 1002
4. For DG package, contact factory
5. Contact Factory
Pin Name
WE\
Function
NOTE: Not all combinations of operating temperature, speed, data retention and low power are
necessarily available. Please contact the factory for availability of specific part number
Write Enable Input
Chip Select Input
Output Enable Input
combinations.
CE\
OE\
GENERAL DESCRIPTION
The AS5C4009LL is organized as 524,288 x 8 SRAM utilizing a
special ultra low power design process. ASI’s pinout adheres to the
JEDEC standard for pinout on 4 megabit SRAMs. The evolutionary 32
pin version allows for easy upgrades from the 1 meg SRAM design.
For flexibility in memory applications, ASI offers chip enable (CE\)
and output enable (OE\) capabilities. These features can place the
outputs in High-Z for additional flexibility in system design.
This devices operates from a single +5V power supply and all
inputs and outputs are fully TTL-compatible.
A0 - A18 Address Inputs
I/O1 - I/O8 Data Inputs/Outputs
Vcc
Vss
Power
Ground
For more products and information
please visit our web site at
www.austinsemiconductor.com
Writing to these devices is accomplished when write enable (WE\)
and CE\ inputs are both LOW. Reading is accomplished when WE\
remains HIGH and CE\ and OE\ go LOW. The device offers a re-
duced power standby mode when disabled, by lowering VCC to 2V and
maintaining CE\ = 2V. This allows system designers to meet ultra low
standby power requirements.
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
AS5C4009LL
Rev. 4.0 2/01
1