5秒后页面跳转
5962-9162701M2A PDF预览

5962-9162701M2A

更新时间: 2024-02-05 16:24:53
品牌 Logo 应用领域
德州仪器 - TI 逻辑集成电路栅极
页数 文件大小 规格书
5页 83K
描述
军用 4 通道、2 输入、4.5V 至 5.5V 双极与非门 | FK | 20 | -55 to 125

5962-9162701M2A 数据手册

 浏览型号5962-9162701M2A的Datasheet PDF文件第1页浏览型号5962-9162701M2A的Datasheet PDF文件第2页浏览型号5962-9162701M2A的Datasheet PDF文件第3页浏览型号5962-9162701M2A的Datasheet PDF文件第5页 
SN54AS1000A, SN74AS1000A  
QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS/DRIVERS  
SDAS056B – APRIL 1984 – REVISED JANUARY 1995  
PARAMETER MEASUREMENT INFORMATION  
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES  
7 V  
R
= R1 = R2  
V
CC  
L
S1  
R1  
R
L
Test  
Point  
From Output  
Under Test  
From Output  
Under Test  
Test  
Point  
Test  
Point  
From Output  
Under Test  
C
C
L
R
L
R2  
L
C
L
(see Note A)  
(see Note A)  
(see Note A)  
LOAD CIRCUIT FOR  
BI-STATE  
TOTEM-POLE OUTPUTS  
LOAD CIRCUIT  
FOR OPEN-COLLECTOR OUTPUTS  
LOAD CIRCUIT  
FOR 3-STATE OUTPUTS  
3.5 V  
3.5 V  
Timing  
Input  
High-Level  
1.3 V  
1.3 V  
1.3 V  
Pulse  
0.3 V  
0.3 V  
t
h
t
w
t
su  
3.5 V  
3.5 V  
0.3 V  
Data  
Input  
Low-Level  
1.3 V  
1.3 V  
1.3 V  
1.3 V  
Pulse  
0.3 V  
VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
VOLTAGE WAVEFORMS  
PULSE DURATIONS  
3.5 V  
0.3 V  
Output  
Control  
(low-level  
enabling)  
1.3 V  
1.3 V  
3.5 V  
t
PZL  
Input  
1.3 V  
1.3 V  
t
PLZ  
0.3 V  
PHL  
3.5 V  
t
Waveform 1  
S1 Closed  
(see Note B)  
t
PLH  
1.3 V  
V
OH  
In-Phase  
Output  
1.3 V  
1.3 V  
1.3 V  
V
OL  
0.3 V  
V
OL  
t
PHZ  
t
PLH  
t
PZH  
t
PHL  
V
OH  
V
Waveform 2  
S1 Open  
(see Note B)  
OH  
OL  
Out-of-Phase  
Output  
(see Note C)  
1.3 V  
1.3 V  
0.3 V  
V
0 V  
VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS  
NOTES: A.  
C includes probe and jig capacitance.  
L
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.  
D. All input pulses have the following characteristics: PRR 1 MHz, t = t = 2 ns, duty cycle = 50%.  
r
f
E. The outputs are measured one at a time with one transition per measurement.  
Figure 1. Load Circuits and Voltage Waveforms  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-9162701M2A相关器件

型号 品牌 描述 获取价格 数据表
5962-9162701M2X ETC Quad 2-input NAND Gate

获取价格

5962-9162701MCA TI 军用 4 通道、2 输入、4.5V 至 5.5V 双极与非门 | J | 14 | -55

获取价格

5962-9162701MCX ETC Quad 2-input NAND Gate

获取价格

5962-9162701MDX ETC Quad 2-input NAND Gate

获取价格

5962-9162901MXA TI 5 LINE RECEIVER, CDIP24, 0.400 INCH, CERAMIC, DIP-24

获取价格

5962-9162901MXX ETC Line Receiver

获取价格