5秒后页面跳转
5962-01-234-8719 PDF预览

5962-01-234-8719

更新时间: 2024-01-26 11:12:52
品牌 Logo 应用领域
瑞萨 - RENESAS 外围集成电路
页数 文件大小 规格书
22页 386K
描述
MEMORY REFRESH TIMER

5962-01-234-8719 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred包装说明:,
Reach Compliance Code:not_compliant风险等级:5.86
湿度敏感等级:1峰值回流温度(摄氏度):225
认证状态:Not Qualified技术:CMOS
处于峰值回流温度下的最长时间:NOT SPECIFIEDuPs/uCs/外围集成电路类型:TIMER, MEMORY REFRESH
Base Number Matches:1

5962-01-234-8719 数据手册

 浏览型号5962-01-234-8719的Datasheet PDF文件第6页浏览型号5962-01-234-8719的Datasheet PDF文件第7页浏览型号5962-01-234-8719的Datasheet PDF文件第8页浏览型号5962-01-234-8719的Datasheet PDF文件第10页浏览型号5962-01-234-8719的Datasheet PDF文件第11页浏览型号5962-01-234-8719的Datasheet PDF文件第12页 
82C54  
POSSIBLE PROGRAMMING SEQUENCE  
A1  
SC1, SC0 - specify counter to be latched  
A0  
1
SC1  
SC0  
COUNTER  
Control Word - Counter 1  
1
1
0
1
0
0
1
0
1
0
0
1
1
0
1
0
1
0
Control Word - Counter 0  
LSB of Count - Counter 1  
Control Word - Counter 2  
LSB of Count - Counter 0  
MSB of Count - Counter 1  
LSB of Count - Counter 2  
MSB of Count - Counter 0  
MSB of Count - Counter 2  
1
1
1
2
1
Read-Back Command  
0
D5, D4 - 00 designates Counter Latch Command, X - Don’t Care.  
NOTE: Don’t Care bits (X) should be 0 to insure compatibility  
with future products.  
1
0
The selected Counter’s output latch (OL) latches the count  
when the Counter Latch Command is received. This count is  
held in the latch until it is read by the CPU (or until the Counter  
is reprogrammed). The count is then unlatched automatically  
and the OL returns to “following” the counting element (CE).  
This allows reading the contents of the Counters “on the fly”  
without affecting counting in progress. Multiple Counter Latch  
Commands may be used to latch more than one Counter.  
Each latched Counter’s OL holds its count until read. Counter  
Latch Commands do not affect the programmed Mode of the  
Counter in any way.  
0
0
NOTE: In all four examples, all counters are programmed to  
Read/Write two-byte counts. These are only four of many  
programming sequences.  
A new initial count may be written to a Counter at any time  
without affecting the Counter’s programmed Mode in any way.  
Counting will be affected as described in the Mode definitions.  
The new count must follow the programmed count format.  
If a Counter is programmed to read/write two-byte counts,  
the following precaution applies. A program must not transfer  
control between writing the first and second byte to another  
routine which also writes into that same Counter. Otherwise,  
the Counter will be loaded with an incorrect count.  
If a Counter is latched and then, some time later, latched  
again before the count is read, the second Counter Latch  
Command is ignored. The count read will be the count at the  
time the first Counter Latch Command was issued.  
With either method, the count must be read according to the  
programmed format; specifically, if the Counter is  
programmed for two byte counts, two bytes must be read.  
The two bytes do not have to be read one right after the  
other; read or write or programming operations of other  
Counters may be inserted between them.  
READ OPERATIONS  
It is often desirable to read the value of a Counter without  
disturbing the count in progress. This is easily done in the  
82C54.  
There are three possible methods for reading the Counters.  
The first is through the Read-Back command, which is  
explained later. The second is a simple read operation of the  
Counter, which is selected with the A1, A0 inputs. The only  
requirement is that the CLK input of the selected Counter  
must be inhibited by using either the GATE input or external  
logic. Otherwise, the count may be in process of changing  
when it is read, giving an undefined result.  
Another feature of the 82C54 is that reads and writes of the  
same Counter may be interleaved; for example, if the  
Counter is programmed for two byte counts, the following  
sequence is valid.  
1. Read least significant byte.  
2. Write new least significant byte.  
3. Read most significant byte.  
4. Write new most significant byte.  
COUNTER LATCH COMMAND  
The other method for reading the Counters involves a  
special software command called the “Counter Latch  
Command”. Like a Control Word, this command is written to  
the Control Word Register, which is selected when A1, A0 =  
11. Also, like a Control Word, the SC0, SC1 bits select one of  
the three Counters, but two other bits, D5 and D4,  
distinguish this command from a Control Word.  
.
If a counter is programmed to read or write two-byte counts,  
the following precaution applies: A program MUST NOT  
transfer control between reading the first and second byte to  
another routine which also reads from that same Counter.  
Otherwise, an incorrect count will be read.  
READ-BACK COMMAND  
The read-back command allows the user to check the count  
value, programmed Mode, and current state of the OUT pin  
and Null Count flag of the selected counter(s).  
A1, A0 = 11; CS = 0; RD = 1; WR = 0  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
The command is written into the Control Word Register and  
has the format shown in Figure 5. The command applies to  
SC1  
SC0  
0
0
X
X
X
X
9

与5962-01-234-8719相关器件

型号 品牌 描述 获取价格 数据表
5962-01-236-8922 ZILOG Microprocessor, CMOS

获取价格

5962-01-236-8922 IXYS RISC Microprocessor, 8-Bit, 4MHz, MOS, CDIP40

获取价格

5962-01-236-9487 RENESAS IC,PROM,2KX4,TTL,DIP,18PIN,CERAMIC

获取价格

5962-01-236-9488 RENESAS IC,PROM,2KX4,TTL,DIP,18PIN,CERAMIC

获取价格

5962-01-236-9489 RENESAS IC,PROM,2KX4,TTL,DIP,18PIN,CERAMIC

获取价格

5962-01-236-9490 RENESAS IC,PROM,2KX4,TTL,DIP,18PIN,CERAMIC

获取价格