Datasheet > 54FCT162511CTPVGB

54FCT162511CTPVGB

更新时间： 2023-01-03 00:29:56

品牌	Logo	应用领域
艾迪悌 - IDT		光电二极管
页数	文件大小	规格书
10页	107K
描述
Registered Bus Transceiver, FCT Series, 1-Func, 16-Bit, True Output, CMOS, PDSO56, GREEN, SSOP-56

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

54FCT162511CTPVGB 数据手册

浏览型号54FCT162511CTPVGB的Datasheet PDF文件第2页

浏览型号54FCT162511CTPVGB的Datasheet PDF文件第3页

浏览型号54FCT162511CTPVGB的Datasheet PDF文件第4页

浏览型号54FCT162511CTPVGB的Datasheet PDF文件第5页

浏览型号54FCT162511CTPVGB的Datasheet PDF文件第6页

浏览型号54FCT162511CTPVGB的Datasheet PDF文件第7页

IDT54/74FCT162511AT/CT

FASTCMOS16-BITREGISTERED/LATCHEDTRANSCEIVER

MILITARYANDINDUSTRIALTEMPERATURERANGES

FAST CMOS 16-BIT

IDT54/74FCT162511AT/CT

REGISTERED/LATCHED

TRANSCEIVER WITH PARITY

FEATURES:

DESCRIPTION:

• 0.5 MICRON CMOS Technology

The FCT162511T 16-bit registered/latched transceiver with parity is built

usingadvanceddualmetalCMOStechnology. This high-speed, low-power

transceivercombinesD-typelatchesandD-typeflip-flopstoallowdataflowin

transparent, latched, or clocked modes. The device has a parity generator/

checkerintheA-to-BdirectionandaparitycheckerintheB-to-Adirection. Error

checkingisdoneatthebytelevelwithseparateparitybitsforeachbyte. Separate

errorflagsexitsforeachdirectionwithasingleerrorflagindicatinganerrorfor

eitherbyteintheA-to-Bdirectionandaseconderrorflagindicatinganerrorfor

eitherbyteintheB-to-Adirection. Theparityerrorflagsareopendrainoutputs

whichcanbetiedtogetherand/ortiedwithflagsfromotherdevicestoformasingle

errorflagorinterrupt. The parityerrorflags are enabledbythe OExx control

pins allowing the designer to disable the error flag during combinational

transitions.

Thecontrolpins LEAB,CLKAB,andOEAB controloperationintheA-to-B

directionwhileLEBA,CLKBA,andOEBAcontroltheB-to-Adirection. GEN/

CHKisonlyfortheselectionofA-to-Boperation. TheB-to-Adirectionisalways

incheckingmode. TheODD/EVENselectiscommonbetweenthetwodirections.

Except for the ODD/EVEN control, independent operation can be achieved

betweenthetwodirectionsbyusingthecorrespondingcontrollines.

• Typical tsk(o) (Output Skew) < 250ps, clocked mode

• Low input and output leakage ≤1µA (max)

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

• VCC = 5V ±10%

• Balanced Output Drivers:

– ±24mA(industrial)

– ±16mA(military)

• Series current limiting resistors

• Generate/Check, Check/Check modes

• Open drain parity error allows wire-OR

• Available in the following packages:

– Industrial: SSOP, TSSOP

– Military: CERPACK

FUNCTIONALBLOCKDIAGRAM

LEAB

CLKAB

Data

OEAB

Parity, data

B0-15

PB1,2

Parity

Latch/

GEN/CHK

Byte

Parity

PERB

Generator/

Checker

A0-15

PA1,2

(Open Drain)

ODD/EVEN

LEBA

CLKBA

Parity, Data

Parity, data

Latch/

OEBA

Byte

Parity

Checking

PERA

(Open Drain)

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

SEPTEMBER 2009

DSC-2916/4

12 3 4 5 6 7...10

下载PDF

与54FCT162511CTPVGB相关器件

型号	品牌	描述	获取价格	数据表
54FCT16373CTEB	IDT	D Latch, 2-Func, 8-Bit, CMOS, CDFP48	获取价格
54FCT16374CTE	IDT	Bus Driver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, CERPACK-48	获取价格
54FCT16374ETE	IDT	Bus Driver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, CERPACK-48	获取价格
54FCT16374ETEB	IDT	Bus Driver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, CERPACK-48	获取价格
54FCT163ATEB	IDT	CPACK-16, Tube	获取价格
54FCT163ATL	IDT	Binary Counter, CQCC20, LCC-20	获取价格