5秒后页面跳转
54F253LM PDF预览

54F253LM

更新时间: 2024-02-01 03:50:51
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER /
页数 文件大小 规格书
8页 151K
描述
Multiplexer, F/FAST Series, 2-Func, 4 Line Input, 1 Line Output, True Output, TTL, CQCC20, CERAMIC, LCC-20

54F253LM 技术参数

生命周期:Contact Manufacturer包装说明:QCCN,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.6系列:F/FAST
JESD-30 代码:S-CQCC-N20长度:8.89 mm
逻辑集成电路类型:MULTIPLEXER功能数量:2
输入次数:4输出次数:1
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QCCN封装形状:SQUARE
封装形式:CHIP CARRIER传播延迟(tpd):15 ns
座面最大高度:1.905 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:MILITARY端子形式:NO LEAD
端子节距:1.27 mm端子位置:QUAD
宽度:8.89 mmBase Number Matches:1

54F253LM 数据手册

 浏览型号54F253LM的Datasheet PDF文件第1页浏览型号54F253LM的Datasheet PDF文件第3页浏览型号54F253LM的Datasheet PDF文件第4页浏览型号54F253LM的Datasheet PDF文件第5页浏览型号54F253LM的Datasheet PDF文件第6页浏览型号54F253LM的Datasheet PDF文件第7页 
Unit Loading/Fan Out  
54F/74F  
Pin Names  
Description  
U.L.  
HIGH/LOW  
Input I /I  
IH IL  
Output I /I  
OH OL  
b
20 mA/ 0.6 mA  
I
I
–I  
0a 3a  
–I  
0b 3b  
Side A Data Inputs  
Side B Data Inputs  
Common Select Inputs  
1.0/1.0  
1.0/1.0  
1.0/1.0  
b
20 mA/ 0.6 mA  
b
20 mA/ 0.6 mA  
S S  
0
1
b
OE  
OE  
Side A Output Enable Input (Active LOW)  
Side B Output Enable Input (Active LOW)  
TRI-STATE Outputs  
1.0/1.0  
1.0/1.0  
150/40(33.3)  
20 mA/ 0.6 mA  
a
b
20 mA/ 0.6 mA  
3 mA/24 mA (20 mA)  
b
b
Z , Z  
a
b
Functional Description  
This device contains two identical 4-input multiplexers with  
Truth Table  
Select  
Inputs  
Output  
Enable  
Data Inputs  
Output  
Z
TRI-STATE outputs. They select two bits from four sources  
selected by common Select inputs (S , S ). The 4-input mul-  
0
1
tiplexers have individual Output Enable (OE , OE ) inputs  
S
0
S
I
I
I
I
3
OE  
1
0
1
2
a
b
which, when HIGH, force the outputs to a high impedance  
(High Z) state. This device is the logic implementation of a  
2-pole, 4-position switch, where the position of the switch is  
determined by the logic levels supplied to the two select  
inputs. The logic equations for the outputs are shown below:  
X
L
L
X
X
L
H
X
X
X
X
L
X
X
X
X
X
X
X
X
H
L
L
L
Z
L
H
L
L
L
L
H
e
a
a
Z
OE  
(I  
S
1
S
0
I
S
1
S
0
S )  
#
0
H
L
L
H
H
L
H
H
H
H
X
X
X
X
X
H
X
X
X
X
X
L
H
X
X
X
X
X
L
L
L
L
L
L
H
L
H
L
#
#
#
#
#
a
a
0a  
#
1
#
0
1a  
#
1
a
I
S
S
I
S
2a  
(I  
3a  
I
e
a
a
Z
OE  
S
1
S
0
S
1
S
0
#
#
#
#
#
b
b
0b  
#
1
#
0
1b  
#
1
#
a
I
S
S
I
S
S )  
0
2b  
3b  
H
H
If the outputs of TRI-STATE devices are tied together, all  
but one device must be in the high impedance state to avoid  
high currents that would exceed the maximum ratings. De-  
signers should ensure that Output Enable signals to TRI-  
STATE devices whose outputs are tied together are de-  
signed so that there is no overlap.  
Address inputs S and S are common to both sections.  
1
0
e
e
e
e
H
L
HIGH Voltage Level  
LOW Voltage Level  
Immaterial  
X
Z
High Impedance  
Logic Diagram  
TL/F/9505–4  
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.  
2

与54F253LM相关器件

型号 品牌 描述 获取价格 数据表
54F253LMQB FAIRCHILD Multiplexer, F/FAST Series, 2-Func, 4 Line Input, 1 Line Output, True Output, TTL, CQCC20,

获取价格

54F253M/B2CJC MOTOROLA Multiplexer, 2-Func, 4 Line Input, TTL, CQCC20

获取价格

54F253SDM FAIRCHILD Multiplexer, F/FAST Series, 2-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDIP16,

获取价格

54F253SDMQB FAIRCHILD Multiplexer, F/FAST Series, 2-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDIP16,

获取价格

54F256DM NSC F/FAST SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16

获取价格

54F256DMQB NSC F/FAST SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16

获取价格