Datasheet > 54ACT715D

54ACT715D

更新时间： 2023-01-02 17:18:02

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
16页	323K
描述
SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

54ACT715D 数据手册

Logic Block Diagram

DS100232-3

Pin Description

There are a Total of 13 inputs and 5 outputs on the ’ACT715/

ODD/EVEN: Output that identifies if display is in odd (HIGH)

or even (LOW) field of interlace when device is in interlaced

mode of operation. In noninterlaced mode of operation this

output is always HIGH. Data can be serially scanned out on

this pin during Scan Mode.

LM1882.

Data Inputs D0–D7: The Data Input pins connect to the Ad-

dress Register and the Data Input Register.

ADDR/DATA: The ADDR/DATA signal is latched into the de-

vice on the falling edge of the LOAD signal. The signal deter-

mines if an address (0) or data (1) is present on the data bus.

VCSYNC: Outputs Vertical or Composite Sync signal based

on value of the Status Register. Equalization and Serration

pulses will (if enabled) be output on the VCSYNC signal in

composite mode only.

L/HBYTE: The L/HBYTE signal is latched into the device on

the falling edge of the LOAD signal. The signal determines if

data will be read into the 8 LSB’s (0) or the 4 MSB’s (1) of the

Data Registers. A 1 on this pin when an ADDR/DATA is a 0

enables Auto-Load Mode.

VCBLANK: Outputs Vertical or Composite Blanking signal

based on value of the Status Register.

HBLHDR: Outputs Horizontal Blanking signal, Horizontal

Gating signal or Cursor Position based on value of the Sta-

tus Register.

LOAD: The LOAD control pin loads data into the Address or

Data Registers on the rising edge. ADDR/DATA and

L/HBYTE data is loaded into the device on the falling edge of

the LOAD. The LOAD pin has been implemented as a

Schmitt trigger input for better noise immunity.

HSYNVDR: Outputs Horizontal Sync signal, Vertical Gating

signal or Vertical Interrupt signal based on value of Status

CLOCK: System CLOCK input from which all timing is de-

rived. The clock pin has been implemented as a Schmitt trig-

ger for better noise immunity. The CLOCK and the LOAD

signal are asynchronous and independent. Output state

changes occur on the falling edge of CLOCK.

All of the data registers are 12 bits wide. Width’s of all pulses

are defined by specifying the start count and end count of all

pulses. Horizontal pulses are specified with-respect-to the

number of clock pulses per line and vertical pulses are speci-

fied with-respect-to the number of lines per frame.

CLR: The CLEAR pin is an asynchronous input that initial-

izes the device when it is HIGH. Initialization consists of set-

ting all registers to their mask programmed values, and ini-

tializing all counters, comparators and registers. The CLEAR

pin has been implemented as a Schmitt trigger for better

noise immunity. A CLEAR pulse should be asserted by the

user immediately after power-up to ensure proper initializa-

tion of the registers — even if the user plans to (re)program

the device.

REG0 — STATUS REGISTER

The Status Register controls the mode of operation, the sig-

nals that are output and the polarity of these outputs. The de-

fault value for the Status Register is 0 (000 Hex) for the

’ACT715/LM1882 and is “1024” (400 Hex) for the

’ACT715-R/LM1882-R.

Note: A CLEAR pulse will disable the CLOCK on the ’ACT715/LM1882 and

will enable the CLOCK on the ’ACT715-R/LM1882-R.

www.national.com

123 4 5 6 7...16

中文翻译

下载PDF

与54ACT715D相关器件

型号	品牌	获取价格	描述	数据表
54ACT715DM	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20
54ACT715DMQB	NSC	获取价格	IC SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20, Consumer IC:Other
54ACT715DMQB	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20
54ACT715L	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20
54ACT715LMQB	NSC	获取价格	IC SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20, Consumer IC:Other
54ACT715LMQB	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20
54ACT715P	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, PDIP20, PLASTIC, DIP-20
54ACT715-R	NSC	获取价格	Programmable Video Sync Generator
54ACT715-RD	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20
54ACT715-RDM	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20

与54ACT715D相关文章

LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

11
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

14
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

8
OP07CP数据手册解读：引脚信息、电子参数
2024-06-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

54ACT715D

54ACT715D 数据手册

与54ACT715D相关器件

与54ACT715D相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

54ACT715D

54ACT715D 数据手册

与54ACT715D相关器件

与54ACT715D相关文章

您还可以找

您在本页遇到什么问题？