5秒后页面跳转
530CB122M880DGR PDF预览

530CB122M880DGR

更新时间: 2024-02-12 17:24:52
品牌 Logo 应用领域
芯科 - SILICON 石英晶振
页数 文件大小 规格书
12页 453K
描述
XO, Clock, 10MHz Min, 945MHz Max, 122.88MHz Nom

530CB122M880DGR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:DILCC6,.2
Reach Compliance Code:compliant风险等级:5.71
JESD-609代码:e3安装特点:SURFACE MOUNT
端子数量:6最大工作频率:945 MHz
最小工作频率:10 MHz标称工作频率:122.88 MHz
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装等效代码:DILCC6,.2
电源:3.3 V认证状态:Not Qualified
子类别:Other Oscillators最大压摆率:88 mA
标称供电电压:3.3 V表面贴装:YES
端子面层:Matte Tin (Sn)Base Number Matches:1

530CB122M880DGR 数据手册

 浏览型号530CB122M880DGR的Datasheet PDF文件第2页浏览型号530CB122M880DGR的Datasheet PDF文件第3页浏览型号530CB122M880DGR的Datasheet PDF文件第4页浏览型号530CB122M880DGR的Datasheet PDF文件第5页浏览型号530CB122M880DGR的Datasheet PDF文件第6页浏览型号530CB122M880DGR的Datasheet PDF文件第7页 
Si530/531  
REVISION D  
CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)  
Features  
Si5602  
Available with any-rate output  
Internal fixed crystal frequency  
ensures high reliability and low  
aging  
Available CMOS, LVPECL,  
LVDS, and CML outputs  
3.3, 2.5, and 1.8 V supply options  
Industry-standard 5 x 7 mm  
package and pinout  
frequencies from 10 MHz to 945 MHz  
and select frequencies to 1.4 GHz  
®
3rd generation DSPLL with superior  
jitter performance  
3x better frequency stability than  
SAW-based oscillators  
Pb-free/RoHS-compliant  
Ordering Information:  
Applications  
See page 7.  
SONET/SDH  
Networking  
SD/HD video  
Test and measurement  
Clock and data recovery  
FPGA/ASIC clock generation  
Pin Assignments:  
See page 6.  
Description  
(Top View)  
®
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry  
to provide a low jitter clock at high frequencies. The Si530/531 is available  
with any-rate output frequency from 10 to 945 MHz and select frequencies to  
1400 MHz. Unlike a traditional XO, where a different crystal is required for  
each output frequency, the Si530/531 uses one fixed crystal to provide a  
wide range of output frequencies. This IC based approach allows the crystal  
resonator to provide exceptional frequency stability and reliability. In addition,  
DSPLL clock synthesis provides superior supply noise rejection, simplifying  
the task of generating low jitter clocks in noisy environments typically found in  
communication systems. The Si530/531 IC based XO is factory configurable  
for a wide variety of user specifications including frequency, supply voltage,  
output format, and temperature stability. Specific configurations are factory  
programmed at time of shipment, thereby eliminating long lead times  
associated with custom oscillators.  
VDD  
1
2
3
6
5
4
NC  
OE  
CLK–  
CLK+  
GND  
Si530 (LVDS/LVPECL/CML)  
VDD  
1
2
3
6
5
4
OE  
NC  
NC  
Functional Block Diagram  
GND  
CLK  
VDD  
CLK– CLK+  
Si530 (CMOS)  
VDD  
1
2
3
6
5
4
OE  
NC  
Any-rate  
10–1400 MHz  
DSPLL®  
Clock  
Synthesis  
Fixed  
Frequency  
XO  
CLK–  
CLK+  
GND  
Si531 (LVDS/LVPECL/CML)  
OE  
GND  
Rev. 1.5 6/18  
Copyright © 2018 by Silicon Laboratories  
Si530/531  

与530CB122M880DGR相关器件

型号 品牌 获取价格 描述 数据表
530CB123M000DGR SILICON

获取价格

CMOS Output Clock Oscillator, 123MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
530CB124M000BGR SILICON

获取价格

CMOS Output Clock Oscillator, 124MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
530CB125M000BGR SILICON

获取价格

CMOS Output Clock Oscillator, 125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
530CB125M000DG SILICON

获取价格

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, 125MHz Nom, ROHS COMPLIANT, SMD, 6 PI
530CB125M006DGR SILICON

获取价格

XO, Clock, 10MHz Min, 945MHz Max, 125.006MHz Nom
530CB125M010DG SILICON

获取价格

XO, Clock, 10MHz Min, 945MHz Max, 125.01MHz Nom
530CB125M010DGR SILICON

获取价格

XO, Clock, 10MHz Min, 945MHz Max, 125.01MHz Nom
530CB125M013DG SILICON

获取价格

XO, Clock, 10MHz Min, 945MHz Max, 125.013MHz Nom
530CB125M013DGR SILICON

获取价格

XO, Clock, 10MHz Min, 945MHz Max, 125.013MHz Nom
530CB127M000BGR SILICON

获取价格

CMOS Output Clock Oscillator, 127MHz Nom, ROHS COMPLIANT, SMD, 6 PIN