Datasheet > 3D7502SERIES

3D7502SERIES

更新时间： 2022-01-22 03:57:00

品牌	Logo	应用领域
其他 - ETC		解码器
页数	文件大小	规格书
4页	42K
描述
MONOLITHIC MANCHESTER DECODER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

3D7502SERIES 数据手册

3D7502

APPLICATION NOTES

The 3D7502 Manchester Decoder samples the

input at precise pre-selected intervals to retrieve

the data and to recover the clock from the

received data stream. Its architecture comprises

finely tuned delay elements and proprietary

circuitry which, in conjunction with other circuits,

implement the data decoding and clock recovery

function.

OUTPUT SIGNAL CHARACTERISTICS

The 3D7502 presents at its outputs the decoded

data (inverted) and the recovered clock. The

decoded data is valid at the rising edge of the

clock.

The clock recovery function operates in two

modes dictated by the input data stream bit

sequence. When a data bit is succeeded by its

inverse, the clock recovery circuit is engaged

and forces the clock output low for a time equal

to one over twice the baud rate. Otherwise,

the input is presented at the clock output

unchanged, shifted in time.

INPUT SIGNAL CHARACTERISTICS

Encoded data transmitted from a source arrives

at its destination corrupted. Such corruption of

the received data manifests itself as jitter and/or

pulse width distortion at the input to the device.

The instantaneous deviations from nominal Baud

Rate and/or Pulse Width (high or low) adversely

impact the data extraction and clock recovery

function if their published limits are exceeded.

See Table 4, Allowed Baud Rate/Duty Cycle.

When engaged, the clock recovery circuit

generates a low-going pulse of fixed width.

Therefore, the clock duty cycle is strongly

dependent on the baud rate, as this will affect

the clock-high duration.

The 3D7502 Manchester Decoder Data Input is

TTL compatible. The user should assure

himself that the 1.5 volt TTL threshold is used

when referring to all timing, especially the input

pulse widths.

The clock output falling edge is not operated on

by the clock recovery circuitry. It, therefore,

preserves more accurately the clock frequency

information embedded in the transmitted data.

Therefore, it can be used, if it is desired, to

retrieve clock frequency information.

FREQUENCY (JITTER) ERRORS

POWER SUPPLY AND

TEMPERATURE CONSIDERATIONS

The 3D7502 Manchester Decoder, being a self-

timed device, is tolerant of frequency

modulation (jitter) present in the input data

stream, provided that the input data pulse width

variations remain within the allowable ranges.

CMOS integrated circuitry is strongly dependent

on power supply and temperature. The

monolithic 3D7502 Manchester Decoder utilizes

novel and innovative compensation circuitry to

minimize timing variations induced by

fluctuations in power supply and/or temperature.

ENCODED

RECEIVED

(RX)

t_C

t_CL

t_CWL

t_CD

CLOCK

(CLK)

DATA

(DATB)

DECODED

Figure 1: Timing Diagram

Doc #97032

5/19/97

DATA DELAY DEVICES, INC.

Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com

123 4

中文翻译

下载PDF

与3D7502SERIES相关器件

型号	品牌	描述	获取价格	数据表
3D7502Z10	ETC	Logic IC	获取价格
3D7502Z20	ETC	Logic IC	获取价格
3D7502Z25	ETC	Logic IC	获取价格
3D7502Z-25	DATADELAY	Manchester Decoder, CMOS, PDSO8, SOIC-8	获取价格
3D7502Z30	ETC	Logic IC	获取价格
3D7502Z40	ETC	Logic IC	获取价格
3D7502Z-40	DATADELAY	Manchester Decoder, CMOS, PDSO8, SOIC-8	获取价格
3D7502Z5	ETC	Logic IC	获取价格
3D7502Z50	ETC	Logic IC	获取价格
3D7503	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503-10	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503-20	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503-25	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503-30	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503-40	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503-5	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503-50	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503D	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格
3D7503D-10	DATADELAY	Manchester Encoder/Decoder, CMOS, PDSO14, 0.150 INCH, SOIC-14	获取价格
3D7503D-20	DATADELAY	MONOLITHIC MANCHESTER ENCODER/DECODER	获取价格

与3D7502SERIES相关文章

热敏电阻型号命名规则的深度解析
2024-06-04

8
晶闸管控制角与电压关系专业性解答
2024-06-04

6
平面型VDMOS与超结型VDMOS的雪崩耐量差异及选择指南
2024-06-04

4
快速解读数据手册：HT7533引脚图说明、参数分析、技术特点
2024-06-04

4

产品中心

服务支持

精选活动

关于我们

帮助中心

3D7502SERIES

3D7502SERIES 数据手册

与3D7502SERIES相关器件

与3D7502SERIES相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

3D7502SERIES

3D7502SERIES 数据手册

与3D7502SERIES相关器件

与3D7502SERIES相关文章

您还可以找

您在本页遇到什么问题？