5秒后页面跳转
2EDN8524FXTMA1 PDF预览

2EDN8524FXTMA1

更新时间: 2024-01-10 09:54:23
品牌 Logo 应用领域
英飞凌 - INFINEON 驱动光电二极管接口集成电路
页数 文件大小 规格书
31页 911K
描述
Buffer/Inverter Based Peripheral Driver, PDSO8, DSO-8

2EDN8524FXTMA1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:SOP,
Reach Compliance Code:compliant风险等级:1.69
内置保护:UNDER VOLTAGE接口集成电路类型:BUFFER OR INVERTER BASED PERIPHERAL DRIVER
JESD-30 代码:R-PDSO-G8长度:4.93 mm
湿度敏感等级:1功能数量:1
端子数量:8输出电流流向:SOURCE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED座面最大高度:1.73 mm
最大供电电压:20 V最小供电电压:4.5 V
标称供电电压:12 V表面贴装:YES
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
断开时间:0.023 µs接通时间:0.023 µs
宽度:3.94 mmBase Number Matches:1

2EDN8524FXTMA1 数据手册

 浏览型号2EDN8524FXTMA1的Datasheet PDF文件第4页浏览型号2EDN8524FXTMA1的Datasheet PDF文件第5页浏览型号2EDN8524FXTMA1的Datasheet PDF文件第6页浏览型号2EDN8524FXTMA1的Datasheet PDF文件第8页浏览型号2EDN8524FXTMA1的Datasheet PDF文件第9页浏览型号2EDN8524FXTMA1的Datasheet PDF文件第10页 
EiceDRIVER™  
2EDN752x / 2EDN852x  
Pin Configuration and Description  
The pin configuration for all input versions of 2EDN7524R, 2EDN7523R, 2EDN8524R and 2EDN8523R in the PG-  
TSSOP-8-1 package is shown in Figure 2. Drawings can be viewed in Chapter 8 (PG-TSSOP-8-1).  
1
2
3
4
ENA  
INA  
ENB  
OUTA  
VDD  
8
7
6
5
Exposed  
Pad  
GND  
INB  
OUTB  
Figure 2  
Table 4  
Pin Configuration PG-TSSOP-8-1, Top View  
Pin Configuration 2EDN7524R, 2EDN7523R, 2EDN8524R and 2EDN8523R in the PG-TSSOP-8-1  
Package  
Pin Symbol Description  
1
ENA  
Enable input channel A  
Logic input; if ENA is high or left open, OUTA is controlled by INA; ENA low causes OUTA low  
2
INA  
Input signal channel A  
Logic input, controlling OUTA (non-inverting)  
3
4
GND  
INB  
Ground1)  
Input signal channel B  
Logic input, controlling OUTB (non-inverting)  
5
6
7
8
OUTB  
VDD  
Driver output channel B  
Low-impedance output with source and sink capability  
Positive supply voltage  
Operating range 4.5 V/8.6V to 20 V  
OUTA  
ENB  
Driver output channel A  
Low-impedance output with source and sink capability  
Enable input channel B  
Logic Input; if ENB is high or left open, OUTB is controlled by INB; ENB low causes OUTB low  
1) Exposed Pad sink of PG-TSSOP-8-1 packages has to be connected to GND pin.  
Data Sheet  
7
Rev.2.5  
2018-04-20  
 

与2EDN8524FXTMA1相关器件

型号 品牌 描述 获取价格 数据表
2EDN8524G INFINEON Buffer/Inverter Based Peripheral Driver

获取价格

2EDN8524GXTMA1 INFINEON Buffer/Inverter Based Peripheral Driver, PDSO8, WSON-8

获取价格

2EDN8524R INFINEON Highly efficient SMPS enabled by 5 ns fast slew rates and 17 ns propagation delay precisio

获取价格

2EDN852X INFINEON EiceDRIVER™

获取价格

2EDN8533F INFINEON 快速双通道 5 A 栅极驱动器,专为驱动标准和超结 MOSFET 以及宽禁带功率开关器件而

获取价格

2EDN8533R INFINEON 快速双通道 5 A 栅极驱动器,专为驱动标准和超结 MOSFET 以及宽禁带功率开关器件而

获取价格