Datasheet > 存储 > OTP ROM> 27C128-17I/L

27C128-17I/L

更新时间： 2024-01-31 19:41:13

品牌	Logo	应用领域
美国微芯 - MICROCHIP		存储内存集成电路可编程只读存储器 OTP只读存储器电动程控只读存储器
页数	文件大小	规格书
12页	65K
描述
x8 EPROM

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

27C128-17I/L 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	TSOP
包装说明：	8 X 13.40 MM, TSOP-28	针数：	28
Reach Compliance Code：	not_compliant	ECCN代码：	EAR99
HTS代码：	8542.32.00.71	风险等级：	5.67
Is Samacsys：	N	最长访问时间：	170 ns
I/O 类型：	COMMON	JESD-30 代码：	R-PDSO-G28
JESD-609代码：	e0	内存密度：	131072 bit
内存集成电路类型：	OTP ROM	内存宽度：	8
功能数量：	1	端子数量：	28
字数：	16384 words	字数代码：	16000
工作模式：	ASYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	16KX8
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装等效代码：	TSSOP28/32,.8,20
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
并行/串行：	PARALLEL	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	5 V	编程电压：	13 V
认证状态：	Not Qualified	最大待机电流：	0.0001 A
子类别：	OTP ROMs	最大压摆率：	0.025 mA
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	Base Number Matches：	1

27C128-17I/L 数据手册

27C128

1.3

Standby Mode

1.7

Verify

The standby mode is deﬁned when the CE pin is high

(VIH) and a program mode is not deﬁned.

After the array has been programmed it must be veri-

ﬁed to ensure all the bits have been correctly pro-

grammed. This mode is entered when all the following

conditions are met:

When these conditions are met, the supply current will

drop from 20 mA to 100 µA.

a) VCC is at the proper level,

b) VPP is at the proper VH level,

c) the CE line is low,

1.4

Output Enable

This feature eliminates bus contention in microproces-

sor-based systems in which multiple devices may drive

the bus. The outputs go into a high impedance state

when the following condition is true:

d) the PGM line is high, and

e) the OE line is low.

1.8

Inhibit

• The OE and PGM pins are both high.

When programming multiple devices in parallel with dif-

ferent data, only CE or PGM need be under separate

control to each device. By pulsing the CE or PGM line

low on a particular device in conjunction with the PGM

or CE line low, that device will be programmed; all other

devices with CE or PGM held high will not be pro-

grammed with the data, although address and data will

be available on their input pins (i.e., when a high level

is present on CE or PGM); and the device is inhibited

from programming.

1.5

Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the

memory array. The memory matrix is erased to the all

1’s state when exposed to ultraviolet light. To ensure

complete erasure, a dose of 15 watt-second/cm is

required. This means that the device window must be

placed within one inch and directly underneath an ultra-

violet lamp with a wavelength of 2537 Angstroms,

intensity of 12,000µW/cm for approximately 20 min-

utes.

1.9

Identity Mode

1.6

Programming Mode

In this mode speciﬁc data is output which identiﬁes the

manufacturer as Microchip Technology Inc. and device

type. This mode is entered when Pin A9 is taken to VH

(11.5V to 12.5V). The CE and OE lines must be at VIL.

A0 is used to access any of the two non-erasable bytes

whose data appears on O0 through O7.

The Express Algorithm has been developed to improve

the programming throughput times in a production

environment. Up to ten 100-microsecond pulses are

applied until the byte is veriﬁed. No overprogramming

is required. A ﬂowchart of the express algorithm is

shown in Figure 1-3.

Programming takes place when:

Identity

Input

Output

a) VCC is brought to the proper voltage,

b) VPP is brought to the proper VH level,

c) the CE pin is low,

0 O O O O O O O

d) the OE pin is high, and

Manufacturer

Device Type*

VIL

VIH

e) the PGM pin is low.

Since the erased state is “1” in the array, programming

of “0” is required. The address to be programmed is set

via pins A0-A13 and the data to be programmed is pre-

sented to pins O0-O7. When data and address are sta-

ble, OE is high, CE is low and a low-going pulse on the

PGM line programs that location.

* Code subject to change

DS11003K-page 6

1996 Microchip Technology Inc.

1...3 4 567 8 9...12

下载PDF

与27C128-17I/L相关器件

型号	品牌	描述	获取价格	数据表
27C128-17I/P	MICROCHIP	x8 EPROM	获取价格
27C128-17I/SO	MICROCHIP	x8 EPROM	获取价格
27C128-17I/TS	MICROCHIP	16K X 8 OTPROM, 170 ns, PDSO28, 8 X 13.40 MM, TSOP-28	获取价格
27C128-20/J	MICROCHIP	16K X 8 UVPROM, 200 ns, CDIP28, 0.600 INCH, CERDIP-28	获取价格
27C128-20/K	MICROCHIP	16K X 8 UVPROM, 200 ns, CQCC32, CERAMIC, LCC-32	获取价格
27C128-20/KA	VISHAY	EPROM, 16KX8, 200ns, CMOS, CQCC32	获取价格

与27C128-17I/L相关文章

SI2301 N沟道MOSFET：资料手册参数分析
2024-05-08

9
ADC0809逐次逼近寄存器型模数转换器：资料手册参数分析
2024-05-08

7
AD9361捷变收发器：全面参数解析与关键特性概览
2024-05-08

6
IRF3205功率MOSFET：资料手册参数分析
2024-05-08

7

产品中心

服务支持

精选活动

关于我们

帮助中心

27C128-17I/L

27C128-17I/L 技术参数

27C128-17I/L 数据手册

与27C128-17I/L相关器件

与27C128-17I/L相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

27C128-17I/L

27C128-17I/L 技术参数

27C128-17I/L 数据手册

与27C128-17I/L相关器件

与27C128-17I/L相关文章

您还可以找

您在本页遇到什么问题？