5秒后页面跳转
23S09E-1HPGGI PDF预览

23S09E-1HPGGI

更新时间: 2024-01-18 16:20:42
品牌 Logo 应用领域
艾迪悌 - IDT 时钟
页数 文件大小 规格书
8页 69K
描述
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

23S09E-1HPGGI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:not_compliant风险等级:5.92
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
最大I(ol):0.012 A湿度敏感等级:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源:3.3 V认证状态:Not Qualified
子类别:Clock Drivers标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

23S09E-1HPGGI 数据手册

 浏览型号23S09E-1HPGGI的Datasheet PDF文件第1页浏览型号23S09E-1HPGGI的Datasheet PDF文件第3页浏览型号23S09E-1HPGGI的Datasheet PDF文件第4页浏览型号23S09E-1HPGGI的Datasheet PDF文件第5页浏览型号23S09E-1HPGGI的Datasheet PDF文件第6页浏览型号23S09E-1HPGGI的Datasheet PDF文件第7页 
IDT23S09E  
3.3VZERODELAYCLOCKBUFFER  
COMMERCIALANDINDUSTRIALTEMPERATURERANGES  
PINCONFIGURATION  
ABSOLUTEMAXIMUMRATINGS(1)  
Symbol  
Rating  
Max.  
–0.5to+4.6  
–0.5to+5.5  
–0.5to  
VDD+0.5  
–50  
Unit  
V
VDD  
SupplyVoltageRange  
InputVoltageRange(REF)  
InputVoltageRange  
(except REF)  
REF  
CLKA1  
CLKA2  
VDD  
1
2
16  
15  
14  
13  
12  
11  
CLKOUT  
CLKA4  
CLKA3  
VDD  
(2)  
VI  
VI  
V
V
3
IIK (VI < 0)  
IO (VO = 0 to VDD)  
VDD or GND  
TA = 55°C  
(instillair)(3)  
TSTG  
InputClampCurrent  
ContinuousOutputCurrent  
ContinuousCurrent  
mA  
mA  
mA  
W
4
5
6
±50  
GND  
GND  
±100  
MaximumPowerDissipation  
0.7  
CLKB1  
CLKB2  
S2  
CLKB4  
CLKB3  
S1  
7
8
10  
9
StorageTemperatureRange  
CommercialTemperature  
Range  
–65to+150  
0 to +70  
°C  
°C  
Operating  
Temperature  
Operating  
IndustrialTemperature  
Range  
-40to+85  
°C  
SOIC/ TSSOP  
TOP VIEW  
Temperature  
NOTES:  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause  
permanent damage to the device. This is a stress rating only and functional operation  
of the device at these or any other conditions above those indicated in the operational  
sections of this specification is not implied. Exposure to absolute maximum rating  
conditions for extended periods may affect reliability.  
2. The input and output negative-voltage ratings may be exceeded if the input and output  
clamp-current ratings are observed.  
3. The maximum package power dissipation is calculated using a junction temperature  
of 150°C and a board trace length of 750 mils.  
APPLICATIONS:  
SDRAM  
Telecom  
Datacom  
PC Motherboards/Workstations  
Critical Path Delay Designs  
PINDESCRIPTION  
Pin Name  
REF(1)  
Pin Number  
Type  
IN  
FunctionalDescription  
Inputreferenceclock, 5Volttolerantinput  
Output clock for bank A  
Output clock for bank A  
3.3V Supply  
1
2
CLKA1(2)  
CLKA2(2)  
VDD  
Out  
Out  
PWR  
GND  
Out  
Out  
IN  
3
4, 13  
5, 12  
6
GND  
Ground  
CLKB1(2)  
CLKB2(2)  
S2(3)  
Output clock for bank B  
Output clock for bank B  
Select input Bit 2  
7
8
S1(3)  
9
IN  
Select input Bit 1  
CLKB3(2)  
CLKB4(2)  
CLKA3(2)  
CLKA4(2)  
CLKOUT(2)  
10  
11  
14  
15  
16  
Out  
Out  
Out  
Out  
Out  
Output clock for bank B  
Output clock for bank B  
Output clock for bank A  
Output clock for bank A  
Outputclock, internalfeedbackonthispin  
NOTES:  
1. Weak pull down.  
2. Weak pull down on all outputs.  
3. Weak pull ups on these inputs.  
2

与23S09E-1HPGGI相关器件

型号 品牌 描述 获取价格 数据表
23S09E-1HPGGI8 IDT 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

获取价格

23S09E-1HPGI IDT Clock Driver, PDSO16

获取价格

23S09E-1HPGI8 IDT Clock Driver, PDSO16

获取价格

23S09T RENESAS 2.5V Zero Delay Clock Buffer, Spread Spectrum Compatible

获取价格

23S09T-1DCG IDT 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

获取价格

23S09T-1DCG8 IDT 2.5V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

获取价格