21154 PCI-to-PCI Bridge
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
21154 PCI Transactions......................................................................................31
Write Transaction Forwarding.............................................................................33
Write Transaction Disconnect Address Boundaries............................................38
Read Transaction Prefetching.............................................................................40
Read Prefetch Address Boundaries....................................................................41
Device Number to IDSEL s_ad Pin Mapping ......................................................48
21154 Response to Delayed Write Target Termination ......................................56
21154 Response to Posted Write Target Termination ........................................57
21154 Response to Delayed Read Target Termination......................................57
Summary of Transaction Ordering ......................................................................72
Setting the Primary Interface Detected Parity Error Bit.......................................80
Setting the Secondary Interface Detected Parity Error Bit..................................81
Setting the Primary Interface Data Parity Detected Bit .......................................82
Setting the Secondary Interface Data Parity Detected Bit ..................................82
Assertion of p_perr_l...........................................................................................83
Assertion of s_perr_l ...........................................................................................84
Assertion of p_serr_l for Data Parity Errors ........................................................85
gpio Operation.....................................................................................................96
gpio Serial Data Format ......................................................................................96
Power Management Transitions .......................................................................103
Configuration Register Values After Reset .......................................................136
JTAG Pins.........................................................................................................139
JTAG Instruction Register.................................................................................140
Boundary Scan Order .......................................................................................141
Absolute Maximum Ratings ..............................................................................149
Functional Operating Range .............................................................................149
DC Parameters .................................................................................................150
33 MHz PCI Clock Signal AC Parameters ........................................................151
66 MHz PCI Clock Signal AC Parameters ........................................................152
33 MHz PCI Signal Timing ................................................................................152
66 MHz PCI Signal Timing ................................................................................153
Reset Timing Specifications..............................................................................154
33 MHz gpio Timing Specifications...................................................................154
66 MHz gpio Timing Specifications...................................................................155
JTAG Timing Specifications ..............................................................................155
304-Point 2-Layer PBGA Package Dimensions................................................158
viii
Datasheet