5秒后页面跳转
11LC040-I/TO PDF预览

11LC040-I/TO

更新时间: 2024-01-04 11:25:52
品牌 Logo 应用领域
美国微芯 - MICROCHIP 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟内存集成电路
页数 文件大小 规格书
48页 747K
描述
512 X 8 1-WIRE SERIAL EEPROM, PBCY3, ROHS COMPLIANT, PLASTIC, TO-92, 3 PIN

11LC040-I/TO 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TO-92
包装说明:ROHS COMPLIANT, PLASTIC, TO-92, 3 PIN针数:3
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.51风险等级:5.45
最大时钟频率 (fCLK):1 MHz数据保留时间-最小值:200
耐久性:1000000 Write/Erase CyclesJESD-30 代码:X-PBCY-T3
JESD-609代码:e3内存密度:4096 bit
内存集成电路类型:EEPROM内存宽度:8
功能数量:1端子数量:3
字数:512 words字数代码:512
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:512X8
封装主体材料:PLASTIC/EPOXY封装代码:TO-92
封装等效代码:SIP3,.1,50封装形状:UNSPECIFIED
封装形式:CYLINDRICAL并行/串行:SERIAL
峰值回流温度(摄氏度):NOT APPLICABLE电源:3/5 V
认证状态:Not Qualified串行总线类型:1-WIRE
最大待机电流:0.000005 A子类别:EEPROMs
最大压摆率:0.005 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:THROUGH-HOLE端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT APPLICABLE
最长写入周期时间 (tWC):10 ms写保护:SOFTWARE
Base Number Matches:1

11LC040-I/TO 数据手册

 浏览型号11LC040-I/TO的Datasheet PDF文件第5页浏览型号11LC040-I/TO的Datasheet PDF文件第6页浏览型号11LC040-I/TO的Datasheet PDF文件第7页浏览型号11LC040-I/TO的Datasheet PDF文件第9页浏览型号11LC040-I/TO的Datasheet PDF文件第10页浏览型号11LC040-I/TO的Datasheet PDF文件第11页 
11XX  
FIGURE 3-4:  
MAK (‘1’)  
ACKNOWLEDGE BITS  
3.3  
Acknowledge  
SAK (‘1’)  
An Acknowledge routine occurs after each byte is  
transmitted, including the start header. This routine  
consists of two bits. The first bit is transmitted by the  
master, and the second bit is transmitted by the slave.  
Note: A MAK must always be transmitted  
NoMAK (‘0’)  
NoSAK(1)  
following the start header.  
The Master Acknowledge, or MAK, is signified by trans-  
mitting a ‘1’, and informs the slave that the current  
operation is to be continued. Conversely, a Not  
Acknowledge, or NoMAK, is signified by transmitting a  
0’, and is used to end the current operation (and initiate  
the write cycle for write operations).  
Note 1: A NoSAK is defined as any sequence that is not a  
valid SAK.  
3.4  
Device Addressing  
Note: When a NoMAK is used to end a  
WRITE or WRSR instruction, the write  
A device address byte is the first byte received from the  
master device following the start header. The device  
address byte consists of a four-bit family code, for the  
11XX this is set as ‘1010’. The last four bits of the  
device address byte are the device code, which is  
hardwired to ‘0000’ on the 11XXXX0 devices.  
cycle is not initiated if no bytes of data  
have been received.  
The slave Acknowledge, or SAK, is also signified by  
transmitting a ‘1’, and confirms proper communication.  
However, unlike the NoMAK, the NoSAK is signified by  
the lack of a middle edge during the bit period.  
The device code on 11XXXX1 devices is hardwired to  
0001’. This allows both 11XXXX0 and 11XXXX1  
devices to be used on the same bus without address  
conflicts.  
Note: In order to guard against bus conten-  
tion, a NoSAK will occur after the start  
header.  
FIGURE 3-5:  
DEVICE ADDRESS BYTE  
ALLOCATION  
A NoSAK will occur for the following events:  
• Following the start header  
• Following the device address, if no slave on the  
bus matches the transmitted address  
MAKSAK  
SLAVE ADDRESS  
• Following the command byte, if the command is  
invalid, including Read, CRRD, Write, WRSR,  
SETAL, and ERAL during a write cycle.  
0
0
0
0(1)  
1
0
1
0
• If the slave becomes out of sync with the master  
• If a command is terminated prematurely by using  
a NoMAK, with the exception of immediately after  
the device address.  
Note 1: This bit is a ‘1’ on the 11XXXX1.  
3.5  
Bus Conflict Protection  
See Figure 3.3 and Figure 3-4 for details.  
To help guard against high current conditions arising  
from bus conflicts, the 11XX features a current-limited  
output driver. The IOL and IOH specifications describe  
the maximum current that can be sunk or sourced,  
respectively, by the SCIO pin. The 11XX will vary the  
output driver impedance to ensure that the maximum  
current level is not exceeded.  
If a NoSAK is received from the slave after any byte  
(except the start header), an error has occurred. The  
master should then perform a standby pulse and begin  
the desired command again.  
FIGURE 3-3:  
Master  
ACKNOWLEDGE  
ROUTINE  
Slave  
SAK  
MAK  
DS22067J-page 8  
2011 Microchip Technology Inc.  

与11LC040-I/TO相关器件

型号 品牌 获取价格 描述 数据表
11LC040-I/TT MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040-ICS16K MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040-IMNY MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040-IMS MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040-IP MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040-ISN MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040-ITO MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040-ITT MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet
11LC040T-E/MN MICROCHIP

获取价格

512 X 8 1-WIRE SERIAL EEPROM, PDSO8, 2 X 3 MM, 0.75 MM HEIGHT, ROHS COMPLIANT, PLASTIC, TD
11LC040T-E/MNY MICROCHIP

获取价格

1K-16K UNI/O® Serial EEPROM Family Data Sheet