5秒后页面跳转
ZSSC3026-KIT PDF预览

ZSSC3026-KIT

更新时间: 2024-01-24 17:05:24
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
47页 905K
描述
Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner

ZSSC3026-KIT 数据手册

 浏览型号ZSSC3026-KIT的Datasheet PDF文件第4页浏览型号ZSSC3026-KIT的Datasheet PDF文件第5页浏览型号ZSSC3026-KIT的Datasheet PDF文件第6页浏览型号ZSSC3026-KIT的Datasheet PDF文件第8页浏览型号ZSSC3026-KIT的Datasheet PDF文件第9页浏览型号ZSSC3026-KIT的Datasheet PDF文件第10页 
A dynamic power-on-reset circuit is implemented in order to achieve minimum current consumption in idle mode.  
The VDD low level and the subsequent rise time and VDD rising slope must meet the requirements in Table 1.1 to  
guarantee an overall IC reset; lower VDD low levels allow slower rising of the subsequent on-ramp of VDD. Other  
combinations might also be possible. For example, the reset trigger can be influenced by increasing the power-  
down time and lowering the VDD rising slope requirement.  
Table 1.3 Requirements for VDD Power-on Reset  
PARAMETER  
Power Down Time (duration of VDD Low Level)  
VDD Low Level  
SYMBOL  
tSPIKE  
MIN  
3
TYP  
MAX  
UNIT  
µs  
-
-
-
-
0.2  
-
VDDlow  
SRVDD  
0
V
VDD Rising Slope  
10  
V/ms  
1.3. Electrical Parameters  
All parameter values are valid only under the specified operating conditions. All voltages are referenced to Vss.  
Table 1.4 Electrical Parameters  
Note: See important table notes at the end of the table.  
Parameter  
Symbol  
Conditions/Comments  
Min  
Typ  
Max  
Unit  
Supply  
Bridge Supply Voltage,  
ADC Reference Voltage  
VDDB  
Internally generated  
1.60  
1.67  
1.74  
V
Active State, average  
Sleep State, idle current  
VDD = 1.8V  
930  
20  
1500  
250  
µA  
nA  
dB  
Current Consumption  
IVDD  
Power Supply Rejection  
17  
32  
20·log10(VDD/VDDB  
)
PSRVDD  
VDD,prog  
IVDD,prog  
VDD = 2V  
dB  
V
(see section 1.4)  
Memory Program Voltage  
Mean Program Current  
Required voltage level at VDD pin  
2.9  
3.6  
20  
Mean current consumption during  
multiple-time memory (MTP)  
programming cycle at VDD  
6
mA  
mA  
MTP program at VDD pin,  
dynamic switch-on current draw  
Peak Program Current  
Iprog,max  
7
April 20, 2016  
 
 
 

与ZSSC3026-KIT相关器件

型号 品牌 获取价格 描述 数据表
ZSSC3027 RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AC1B RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AC6B RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AC7B RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3027AI1BES IDT

获取价格

Analog Circuit
ZSSC3027AL1DES IDT

获取价格

Analog Circuit
ZSSC3036 IDT

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3036 RENESAS

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3036CC1B IDT

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
ZSSC3036CC1C IDT

获取价格

Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner