5秒后页面跳转
ZR36050PQC-27 PDF预览

ZR36050PQC-27

更新时间: 2024-02-02 19:24:22
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
52页 264K
描述
JPEG IMAGE COMPRESSION PROCESSOR

ZR36050PQC-27 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:QFP,针数:100
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.78商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:R-PQFP-G100长度:20 mm
功能数量:1端子数量:100
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:RECTANGULAR封装形式:FLATPACK
认证状态:Not Qualified座面最大高度:3.4 mm
最大压摆率:400 mA最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

ZR36050PQC-27 数据手册

 浏览型号ZR36050PQC-27的Datasheet PDF文件第2页浏览型号ZR36050PQC-27的Datasheet PDF文件第3页浏览型号ZR36050PQC-27的Datasheet PDF文件第4页浏览型号ZR36050PQC-27的Datasheet PDF文件第6页浏览型号ZR36050PQC-27的Datasheet PDF文件第7页浏览型号ZR36050PQC-27的Datasheet PDF文件第8页 
ADVANCE INFORMATION  
ZR36050  
1, 2  
Table 1. Signal Description  
(Continued)  
3
Type  
Encode  
Signal  
DSYNC  
Decode  
Description  
I
O
O
Data Synchronization. This active- low signal is an input in encoding and output in decoding modes.  
In the encoding modes, DSYNC marks the start of an 8x8 image data block and should appear as an  
input one CLK_IN before the first image data of a block. In the decoding modes, DSYNC is output  
one CLK_IN before the first image data sample of a block. The width of DSYNC is one CLK_IN cycle.  
In the Fast Preview mode, and the Lossless encoding and decoding modes, this signal precedes  
each image data sample.  
EOS  
I
End Of Scan. This active-low signal is an input in encoding modes. EOS indicates the last image data  
sample of each scan entering the ZR36050. In encoding modes, EOS must be input regardless of the  
STOP signal.  
EOS is an output signal in the decoding mode. It is generated together with the last image data  
sample of each scan leaving the ZR36050. In this case, DSYNC will not be issued.  
In the Fast Preview and Lossless decoding modes, EOS is output within 64 CLK_IN cycles after the  
last sample of a scan. It is merely used in as an indication of the completion of the current process  
without having any timing significance.  
In decoding mode, EOS is output regardless of the STOP signal.  
The width of EOS is one CLK_IN cycle.  
COEF(10-0)  
CSYNC  
O
O
O
O
Coefficient Bus. This 11-bit output bus is used to transfer DCT coefficients out of the device in the  
encoding and decoding modes. The DCT coefficients are output in column-major order. This bus is  
not used in the Fast Preview and Lossless encoding and decoding modes.  
Coefficient Synchronization. This active-low signal indicates the beginning of an 8x8 DCT coefficient  
block.  
In the encoding and decoding modes, this signal is generated by the ZR36050. It is asserted one  
CLK_IN cycle before the first coefficient of a block is placed on the COEF bus by the ZR36050. The  
width of CSYNC is one CLK_IN cycle.  
CSYNC is not used in the Fast Preview and Lossless encoding and decoding modes.  
CODE(7-0)  
COE  
O
-
I
Code. In Master mode Compressed Data Transfer, this 8-bit bidirectional bus is used to read the com-  
pressed data from or write to the Compressed Data Memory.  
In the 16-bit Slave and DMA modes, this bus is used as an extension of the DATA bus.  
O
Compressed Data Memory Read. This active-low output signal acts as a read pulse from the  
ZR36050 to the Compressed Data Memory. COE goes active 0.5 CLK_IN cycles after the start of a  
read cycle and remains active until the end of the read cycle. The CODE bus is latched on the rising  
edge of COE.  
CWE  
CCS  
O
O
-
Compressed Data Memory Write. This active-low output signal acts as a write pulse from the  
ZR36050 to the Compressed Data Memory. CWE goes active 0.5 CLK_IN cycles after the start of a  
write cycle and remains active until the end of the write cycle.  
O
Compressed Data Memory Chip Select. This active-low output signal acts as a chip select signal from  
the ZR36050 to the Compressed Data Memory. CCS goes active at the start of a read or write cycle  
and remains active throughout the cycle. CCS remains active continuously in back to back read or  
write cycles. The length of a read or write cycle can be from one to eight CLK_IN periods.  
CAEN  
O
O
Address Counter Enable. This active-low output signal can be used to advance an external Com-  
pressed Data Memory address counter.  
1. The DATA, CODE, PIXEL, and COEF buses have internal pull-downs that provide 50 microamps of pull-down current at 0.4 volts.  
2. The control pins: DSYNC, EOS, STOP, END, CL, CSYNC, COE, CWE, CCS, CAEN, INT, DINT, DREQ and COMP, have internal pull-up  
devices that provide 50 microamps at 2.4 volts. These pull-ups are turned on only when STDBY is active but RESET is inactive. When STDBY  
is active together with RESET, the above control pins float.  
3. I = Input, O = Output, B = Bidirectional, S = Supply.  
5

与ZR36050PQC-27相关器件

型号 品牌 描述 获取价格 数据表
ZR36053TQC15 ETC

获取价格

ZR36053TQC30 ETC

获取价格

ZR36055PQC21 ETC

获取价格

ZR36055PQC29.5 ETC

获取价格

ZR36057 ZORAN ENHANCED PCI BUS MULTIMEDIA CONTROLLER

获取价格

ZR36057PQC ZORAN ENHANCED PCI BUS MULTIMEDIA CONTROLLER

获取价格