5秒后页面跳转
Z80182 PDF预览

Z80182

更新时间: 2022-12-08 22:56:52
品牌 Logo 应用领域
ZILOG 控制器
页数 文件大小 规格书
109页 734K
描述
ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP⑩)

Z80182 数据手册

 浏览型号Z80182的Datasheet PDF文件第4页浏览型号Z80182的Datasheet PDF文件第5页浏览型号Z80182的Datasheet PDF文件第6页浏览型号Z80182的Datasheet PDF文件第8页浏览型号Z80182的Datasheet PDF文件第9页浏览型号Z80182的Datasheet PDF文件第10页 
Z80182/Z8L182  
Zilog  
ZILOG INTELLIGENT PERIPHERAL  
P R E L I M I N A R Y  
Z180 MPU DMA SIGNALS  
/TEND0. Transfer End 0 (output, active Low). This output  
is asserted active during the last write cycle of a DMA  
operation. It is used to indicate the end of the block  
transfer. /TEND0 is multiplexed with CKA1 on the  
CKA1//TEND0 pin.  
/DREQ0. DMA request 0 (input, active Low). /DREQ0 is  
used to request a DMA transfer from DMA channel 0. The  
DMA channel monitors the input to determine when an  
external device is ready for a read or write operation. This  
input can be programmed to be either level or edge  
sensed. /DREQ0 is multiplexed with CKA0 on the  
CKA0//DREQ0 pin.  
/TEND1. Transfer End 1 (output, active Low). This output  
is asserted active during the last write cycle of a DMA  
operation. It is used to indicate the end of the block  
transfer. /TEND1 is multiplexed with the ESCC signal  
/RTSB and the 16550 MIMIC interface signal /HRxRDY on  
the /TEND1//RTSB//HRxRDY pin.  
/DREQ1. DMA request 1 (input, active Low). /DREQ1 is  
used to request a DMA transfer from DMA channel 1. The  
DMA channel monitors the input to determine when an  
external device is ready for a read or write operation. This  
input can be programmed to be either level or edge  
sensed.  
Z180MPU TIMER SIGNALS  
TOUT. Timer Out (output, active High). TOUT is the pulse  
output from PRT channel 1. This line is multiplexed with  
A18 of the address bus on the A18/TOUT pin.  
Z85230 ESCCSIGNALS  
TxDA. Transmit Data (output, active High). This output  
signal transmits channel A’s serial data at standard TTL  
levels. This output can be tri-stated during power down  
modes.  
control. /TRxCB may supply the receive clock or the  
transmit clock in the input mode or supply the output of the  
Digital Phase-Locked Loop (DPLL), the crystal oscillator,  
the baud rate generator, or the transmit clock in output  
mode. In Z80182/Z8L182 mode 1 /TRxCB is multiplexed  
with the 16550 MIMIC interface HA0 input on the  
/TRxCB/HA0 pin.  
TxDB. Transmit Data (output, active High). This output  
signal transmits channel B’s serial data at standard TTL  
levels. In Z80182/Z8L182 mode 1, TxDB is multiplexed  
with the 16550 MIMIC interface /HDDIS signal on the  
TxDB//HDDIS pin.  
/RTxCA. Receive/Transmit Clock (input, active Low). The  
functions of this pin are under channel A program control.  
In channel A, /RTxCA may supply the receive clock, the  
transmit clock, the clock for the baud rate generator, or the  
clock for the DPLL. This pin can also be programmed for  
use by the /SYNCA pin as a crystal oscillator. The receive  
clock may be 1, 16, 32, or 64 times the data rate in  
asynchronous mode.  
RxDA. Receive Data (inputs, active High). These inputs  
receive channel A’s serial data at standard TTL levels.  
RxDB. Receive Data (input, active High). These inputs  
receive channel B’s serial data at standard TTL levels. In  
Z80182/Z8L182 mode 1 RxDB is multiplexed with the  
16550 MIMIC HA1 input on the RxDB/HA1 pin.  
/RTxCB. Receive/Transmit Clock (input, active Low). The  
functions of this pin are under channel B program control.  
In channel B, /RTxCB may supply the receive clock, the  
transmit clock, the clock for the baud rate generator, or the  
clock for the DPLL. This pin can also be programmed for  
use by the /SYNCB pin as a crystal oscillator. The receive  
clock may be 1, 16, 32, or 64 times the data rate in  
asynchronous mode. In Z80182/Z8L182 mode 1 the  
/RTxCB signal is multiplexed with 16550 MIMIC interface  
HA2 input on the /RTxCB/HA2 pin.  
/TRxCA. Transmit/Receive Clock (input or output, active  
Low). ThefunctionsofthispinareunderchannelAprogram  
control. /TRxCA may supply the receive clock or the  
transmit clock in the Input mode or supply the output of the  
digital phase-locked loop, the crystal oscillator, the baud  
rate generator, or the transmit clock in the output mode.  
/TRxCB. Transmit/Receive Clock (input or output, active  
Low). ThefunctionsofthispinareunderchannelBprogram  
DS971820600  
3-7  

与Z80182相关器件

型号 品牌 描述 获取价格 数据表
Z8018216ASC ZILOG IC MPU ZIP 16MHZ 100VQFP

获取价格

Z8018216ASC00TR ZILOG IC MPU ZIP 16MHZ 100LQFP

获取价格

Z8018216ASC1838 ZILOG IC MPU ZIP 16MHZ 100VQFP

获取价格

Z8018216ASC1838TR ZILOG IC MPU ZIP 16MHZ 100LQFP

获取价格

Z8018216ASCTR ZILOG Microcontroller, 8-Bit, 16MHz, CMOS, PQFP100, PLASTIC, VQFP-100

获取价格

Z8018216ASCXXXX ZILOG Microcontroller, 8-Bit, 16MHz, CMOS, PQFP100, PLASTIC, VQFP-100

获取价格