Datasheet > X9261TV24-2.7

X9261TV24-2.7

更新时间： 2024-02-02 13:20:02

品牌	Logo	应用领域
瑞萨 - RENESAS		光电二极管转换器电阻器
页数	文件大小	规格书
20页	303K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

X9261TV24-2.7 数据手册

X9261

Single Supply/Low Power/256-Tap/SPI Bus

Data Sheet

October 12, 2006

FN8171.4

DESCRIPTION

Dual Digitally-Controlled (XDCP™)

Potentiometers

The X9261 integrates

potentiometer (XDCP) on

integrated circuit.

digitally controlled

monolithic CMOS

FEATURES

• Dual–Two Separate Potentiometers

• 256 Resistor Taps/pot–0.4% Resolution

• SPI Serial Interface for Write, Read, and Transfer

Operations of the Potentiometer Single Supply

Device

The digital controlled potentiometer is implemented

using 255 resistive elements in a series array.

Between each element are tap points connected to the

wiper terminal through switches. The position of the

wiper on the array is controlled by the user through the

SPI bus interface. Each potentiometer has associated

with it a volatile Wiper Counter Register (WCR) and

four non-volatile Data Registers that can be directly

written to and read by the user. The contents of the

WCR controls the position of the wiper on the resistor

array though the switches. Powerup recalls the

contents of the default Data Register (DR0) to the

WCR.

• Wiper Resistance, 100 typical @ V

= 5V

• 4 Nonvolatile Data Registers for Each

Potentiometer

• Nonvolatile Storage of Multiple Wiper Positions

• Power-on Recall Loads Saved Wiper Position on

Power-up.

• Standby Current < 5µA Max

• 50k, 100k Versions of End to End Resistance

• 100 yr. Data Retention

• Endurance: 100,000 Data Changes per Bit per

• 24 Ld SOIC, 24 Ld TSSOP

The XDCP can be used as a three-terminal

potentiometer or as a two terminal variable resistor in

a wide variety of applications including control,

parameter adjustments, and signal processing.

• Low Power CMOS

• Power Supply V

= 5V ±10%

• Pb-Free Plus Anneal Available (RoHS Compliant)

FUNCTIONAL DIAGRAM

Write

Read

Address

Data

Status

Transfer

Inc/Dec

Power-on Recall

Bus

SPI

Bus

Interface

Wiper Counter

Interface

and Control

Data Registers

(DR0-DR3)

Control

50k or 100k versions

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.

All other trademarks mentioned are the property of their respective owners.

12 3 4 5 6 7...20

中文翻译

下载PDF

与X9261TV24-2.7相关器件

型号	品牌	获取价格	描述	数据表
X9261TV24-2.7T1	RENESAS	获取价格	DUAL 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24, 4
X9261TV24I	INTERSIL	获取价格	Single Supply/Low Power/256-Tap/SPI Bus
X9261TV24I	XICOR	获取价格	Digital Potentiometer, 2 Func, 100000ohm, 3-wire Serial Control Interface, 256 Positions,
X9261TV24I-2.7	RENESAS	获取价格	DUAL 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24, P
X9261TV24IT1	RENESAS	获取价格	DUAL 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24, 4
X9261TV24IZ	INTERSIL	获取价格	Single Supply/Low Power/256-Tap/SPI Bus
X9261TV24IZT1	RENESAS	获取价格	DUAL 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24, 4
X9261TV24Z	INTERSIL	获取价格	Single Supply/Low Power/256-Tap/SPI Bus
X9261TV24Z-2.7	RENESAS	获取价格	DUAL 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24, 4
X9261TV24Z-2.7	INTERSIL	获取价格	Single Supply/Low Power/256-Tap/SPI Bus

与X9261TV24-2.7相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

16
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

16
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

13
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

16

产品中心

服务支持

精选活动

关于我们

帮助中心

X9261TV24-2.7

X9261TV24-2.7 数据手册

与X9261TV24-2.7相关器件

与X9261TV24-2.7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

X9261TV24-2.7

X9261TV24-2.7 数据手册

与X9261TV24-2.7相关器件

与X9261TV24-2.7相关文章

您还可以找

您在本页遇到什么问题？