5秒后页面跳转
X4643S8Z-2.7A PDF预览

X4643S8Z-2.7A

更新时间: 2024-02-28 08:32:17
品牌 Logo 应用领域
瑞萨 - RENESAS 可编程只读存储器电动程控只读存储器电可擦编程只读存储器双倍数据速率光电二极管内存集成电路
页数 文件大小 规格书
21页 329K
描述
X4643S8Z-2.7A

X4643S8Z-2.7A 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:SOP, SOP8,.25Reach Compliance Code:unknown
风险等级:5.84I2C控制字节:10100DDR
JESD-30 代码:R-PDSO-G8内存密度:65536 bit
内存集成电路类型:EEPROM内存宽度:8
端子数量:8字数:8192 words
字数代码:8000最高工作温度:70 °C
最低工作温度:组织:8KX8
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:SERIAL
电源:3/5 V认证状态:Not Qualified
串行总线类型:I2C最大待机电流:0.000001 A
子类别:EEPROMs最大压摆率:0.003 mA
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
写保护:HARDWARE/SOFTWAREBase Number Matches:1

X4643S8Z-2.7A 数据手册

 浏览型号X4643S8Z-2.7A的Datasheet PDF文件第4页浏览型号X4643S8Z-2.7A的Datasheet PDF文件第5页浏览型号X4643S8Z-2.7A的Datasheet PDF文件第6页浏览型号X4643S8Z-2.7A的Datasheet PDF文件第8页浏览型号X4643S8Z-2.7A的Datasheet PDF文件第9页浏览型号X4643S8Z-2.7A的Datasheet PDF文件第10页 
X4643, X4645  
Writing to the Control Register  
– The RWEL bit cannot be reset without writing to the  
nonvolatile control bits in the control register, power  
cycling the device or attempting a write to a write  
protected block.  
Changing any of the nonvolatile bits of the control reg-  
ister requires the following steps:  
– Write a 02H to the Control Register to set the Write  
Enable Latch (WEL). This is a volatile operation, so  
there is no delay after the write. (Operation pre-  
ceeded by a start and ended with a stop).  
To illustrate, a sequence of writes to the device con-  
sisting of [02H, 06H, 02H] will reset all of the nonvola-  
tile bits in the Control Register to 0. A sequence of  
[02H, 06H, 06H] will leave the nonvolatile bits  
unchanged and the RWEL bit remains set.  
– Write a 06H to the Control Register to set both the  
Register Write Enable Latch (RWEL) and the WEL  
bit. This is also a volatile cycle. The zeros in the data  
byte are required. (Operation preceeded by a start  
and ended with a stop).  
SERIAL INTERFACE  
Serial Interface Conventions  
– Write a value to the Control Register that has all the  
control bits set to the desired state. This can be rep-  
resented as 0xys t01r in binary, where xy are the  
WD bits, and rst are the BP bits. (Operation pre-  
ceeded by a start and ended with a stop). Since this  
is a nonvolatile write cycle it will take up to 10ms to  
complete. The RWEL bit is reset by this cycle and  
the sequence must be repeated to change the non-  
volatile bits again. If bit 2 is set to ‘1’ in this third step  
(0xys t11r) then the RWEL bit is set, but the WD1,  
WD0, BP2, BP1 and BP0 bits remain unchanged.  
Writing a second byte to the control register is not  
allowed. Doing so aborts the write operation and  
returns a NACK.  
The device supports a bidirectional bus oriented proto-  
col. The protocol defines any device that sends data  
onto the bus as a transmitter, and the receiving device  
as the receiver. The device controlling the transfer is  
called the master and the device being controlled is  
called the slave. The master always initiates data  
transfers, and provides the clock for both transmit and  
receive operations. Therefore, the devices in this fam-  
ily operate as slaves in all applications.  
Serial Clock and Data  
Data states on the SDA line can change only during  
SCL LOW. SDA state changes during SCL HIGH are  
reserved for indicating start and stop conditions. See  
Figure 5.  
– A read operation occurring between any of the pre-  
vious operations will not interrupt the register write  
operation.  
Figure 5. Valid Data Changes on the SDA Bus  
SCL  
SDA  
Data Stable  
Data Change  
Data Stable  
FN8123.0  
7
March 29, 2005  

与X4643S8Z-2.7A相关器件

型号 品牌 描述 获取价格 数据表
X4643S8Z-2.7AT1 RENESAS X4643S8Z-2.7AT1

获取价格

X4643S8Z-4.5A RENESAS X4643S8Z-4.5A

获取价格

X4643V8 INTERSIL CPU Supervidor with 64K EEPROM

获取价格

X4643V8 XICOR Power Supply Management Circuit, Adjustable, 1 Channel, CMOS, PDSO8, PLASTIC, TSSOP-8

获取价格

X4643V8-2.7 INTERSIL CPU Supervidor with 64K EEPROM

获取价格

X4643V8-2.7A INTERSIL CPU Supervidor with 64K EEPROM

获取价格